[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <20161023124149.GS30578@tiger>
Date: Sun, 23 Oct 2016 20:41:50 +0800
From: Shawn Guo <shawnguo@...nel.org>
To: Frank Li <Frank.Li@....com>
Cc: mark.rutland@....com, peterz@...radead.org,
linux-kernel@...r.kernel.org, acme@...nel.org,
Zhengyu Shen <zhengyu.shen@....com>,
alexander.shishkin@...ux.intel.com, mingo@...hat.com,
jerry.zhengyu.shen@...il.com, lznuaa@...il.com,
linux-arm-kernel@...ts.infradead.org
Subject: Re: [PATCH 1/1 v8] ARM: imx: Added perf functionality to mmdc driver
On Mon, Sep 19, 2016 at 12:57:29PM -0500, Frank Li wrote:
> From: Zhengyu Shen <zhengyu.shen@....com>
>
> MMDC is a multi-mode DDR controller that supports DDR3/DDR3L x16/x32/x64
> and LPDDR2 two channel x16/x32 memory types. MMDC is configurable, high
> performance, and optimized. MMDC is present on i.MX6 Quad and i.MX6
> QuadPlus devices, but this driver only supports i.MX6 Quad at the moment.
> MMDC provides registers for performance counters which read via this
> driver to help debug memory throughput and similar issues.
>
> $ perf stat -a -e mmdc/busy-cycles/,mmdc/read-accesses/,mmdc/read-bytes/,mmdc/total-cycles/,mmdc/write-accesses/,mmdc/write-bytes/ dd if=/dev/zero of=/dev/null bs=1M count=5000
> Performance counter stats for 'dd if=/dev/zero of=/dev/null bs=1M count=5000':
>
> 898021787 mmdc/busy-cycles/
> 14819600 mmdc/read-accesses/
> 471.30 MB mmdc/read-bytes/
> 2815419216 mmdc/total-cycles/
> 13367354 mmdc/write-accesses/
> 427.76 MB mmdc/write-bytes/
>
> 5.334757334 seconds time elapsed
>
> Signed-off-by: Zhengyu Shen <zhengyu.shen@....com>
> Signed-off-by: Frank Li <frank.li@....com>
Applied, thanks.
Powered by blists - more mailing lists