lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Date: Sun, 30 Oct 2016 19:14:42 -0600 (MDT) From: Thomas Gleixner <tglx@...utronix.de> To: Grzegorz Andrejczuk <grzegorz.andrejczuk@...el.com> cc: mingo@...hat.com, hpa@...or.com, x86@...nel.org, bp@...e.de, dave.hansen@...ux.intel.com, lukasz.daniluk@...el.com, james.h.cownie@...el.com, jacob.jun.pan@...el.com, Piotr.Luc@...el.com, linux-kernel@...r.kernel.org Subject: Re: [PATCH v7 2/4] x86: Use HWCAP2 to expose Xeon Phi ring 3 MWAIT On Fri, 28 Oct 2016, Grzegorz Andrejczuk wrote: The subject subsystem wants to be 'x86/elf:' And please remove that Xeon PHI reference. See below. > Add HWCAP2 for x86 and reserve its 1st bit to expose s/1st bit/bit 0/ please > + > +/* Kernel enabled Ring 3 MWAIT for Xeon Phi*/ > +#define HWCAP2_PHIR3MWAIT (1 << 0) Can we please make that /* MWAIT/MONITOR are available in ring 3 */ #define HWCAP2_RING3MWAIT (1 << 0) Simply because this feature might become available on other platforms and then the PHI thing does not make any sense. We do not care on which CPU model this works, we care about the fact that it works. Thanks, tglx
Powered by blists - more mailing lists