linux-kernel - [PATCH 0/3] SMP Startup Improvements

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [thread-next>] [day] [month] [year] [list]

Message-ID: <1478251738-13593-1-git-send-email-matt.redfearn@imgtec.com>
Date:   Fri, 4 Nov 2016 09:28:55 +0000
From:   Matt Redfearn <matt.redfearn@...tec.com>
To:     Ralf Baechle <ralf@...ux-mips.org>, <linux-mips@...ux-mips.org>
CC:     Matt Redfearn <matt.redfearn@...tec.com>,
        "Maciej W. Rozycki" <macro@...tec.com>,
        Jiri Slaby <jslaby@...e.cz>,
        James Hogan <james.hogan@...tec.com>,
        Qais Yousef <qsyousef@...il.com>,
        Marcin Nowakowski <marcin.nowakowski@...tec.com>,
        Huacai Chen <chenhc@...ote.com>,
        Chris Metcalf <cmetcalf@...lanox.com>,
        Thomas Gleixner <tglx@...utronix.de>,
        Florian Fainelli <f.fainelli@...il.com>,
        Andrew Morton <akpm@...ux-foundation.org>,
        Adam Buchbinder <adam.buchbinder@...il.com>,
        Sebastian Andrzej Siewior <bigeasy@...utronix.de>,
        Paul Gortmaker <paul.gortmaker@...driver.com>,
        Paul Burton <paul.burton@...tec.com>,
        Masahiro Yamada <yamada.masahiro@...ionext.com>,
        Kevin Cernekee <cernekee@...il.com>,
        <linux-kernel@...r.kernel.org>, Yang Shi <yang.shi@...driver.com>,
        Anna-Maria Gleixner <anna-maria@...utronix.de>,
        David Daney <david.daney@...ium.com>
Subject: [PATCH 0/3] SMP Startup Improvements


This series improves the startup of SMP processors for MIPS. Firstly,
replace the use of a bitmask of CPUs to detect secondard CPUs starting
with a completion event. This change means that secondary CPUs can fail
to start, and this will be detected and handled rather than hanging the
kernel.
The second patch removes the now redundant CPU bitmask.
The third patch improves error handling in the CPS SMP implementation.
In an unlikely corner case where no online CPU is available in a core
to start a secondary VPE, previously the kernel would BUG(), this patch
causes a warning to be printed and the situation handled more
gracefully.

This series is based on v4.9-rc1 and has been tested on Boston, Malta,
SEAD3, Octeon and Pistachio Ci40 platforms.



Matt Redfearn (3):
  MIPS: smp: Use a completion event to signal CPU up
  MIPS: smp: Remove cpu_callin_map
  MIPS: smp-cps: Don't BUG if a CPU fails to start

 arch/mips/cavium-octeon/smp.c         |  1 -
 arch/mips/include/asm/smp.h           |  2 --
 arch/mips/kernel/process.c            |  4 +---
 arch/mips/kernel/smp-bmips.c          |  1 -
 arch/mips/kernel/smp-cps.c            |  7 +++++--
 arch/mips/kernel/smp.c                | 17 +++++++++--------
 arch/mips/loongson64/loongson-3/smp.c |  1 -
 7 files changed, 15 insertions(+), 18 deletions(-)

-- 
2.7.4