lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-Id: <1478510552-4883-1-git-send-email-hpeter+linux_kernel@gmail.com>
Date:   Mon,  7 Nov 2016 17:22:30 +0800
From:   "Ji-Ze Hong (Peter Hong)" <hpeter@...il.com>
To:     bhelgaas@...gle.com
Cc:     linux-pci@...r.kernel.org, linux-kernel@...r.kernel.org,
        tom_tsai@...tek.com.tw, peter_hong@...tek.com.tw,
        "Ji-Ze Hong (Peter Hong)" <hpeter+linux_kernel@...il.com>
Subject: [PATCH 0/2] PCI: Add quirk for Fintek F81504/508/512 on Skylake

We had tested Fintek F81504/508/512 PCIe-to-UART/GPIO on Intel Skylake
platform. It's maybe flood AER correctable error interrupt and slow down
the system boot. It's the same issue about below link:
https://bugs.launchpad.net/ubuntu/+source/linux/+bug/1521173

and this IC will malfunctional after suspend/resume (S3, D0->D3->D0) on
Skylake platform. 

The first patch will use parent AER interrupt mask to prevent generating
correctable error interrupt, the  and second will prevent the IC malfunctional
after D3.

Ji-Ze Hong (Peter Hong) (2):
  PCI: Add quirk for Fintek F81504/508/512 AER issue
  PCI: Add quirk for Fintek F81504/508/512 D3 issue

 drivers/pci/quirks.c    | 50 +++++++++++++++++++++++++++++++++++++++++++++++++
 include/linux/pci_ids.h |  5 +++++
 2 files changed, 55 insertions(+)

-- 
1.9.1

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ