[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <0c3b49a4-f58c-253a-fd87-ab52b0b26010@hisilicon.com>
Date: Mon, 14 Nov 2016 09:24:17 +0800
From: Jiancheng Xue <xuejiancheng@...ilicon.com>
To: Stephen Boyd <sboyd@...eaurora.org>
CC: <mturquette@...libre.com>, <robh+dt@...nel.org>,
<mark.rutland@....com>, <linux-kernel@...r.kernel.org>,
<linux-clk@...r.kernel.org>, <devicetree@...r.kernel.org>,
<bin.chen@...aro.org>, <elder@...aro.org>,
<hermit.wangheming@...ilicon.com>, <yanhaifeng@...ilicon.com>,
<wenpan@...ilicon.com>, <howell.yang@...ilicon.com>
Subject: Re: [PATCH 2/2] clk: hisilicon: add CRG driver for Hi3516CV300 SoC
Hi Stephen,
On 2016/11/12 8:04, Stephen Boyd wrote:
> On 10/29, Jiancheng Xue wrote:
>
> Should be a From: Pan Wen here?
>
>> Add CRG driver for Hi3516CV300 SoC. CRG(Clock and Reset
>> Generator) module generates clock and reset signals used
>> by other module blocks on SoC.
>>
>> Signed-off-by: Pan Wen <wenpan@...ilicon.com>
>
> And you should have signed it off? Care to resend or state that
> this is incorrectly attributed to you instead of Pan Wen?
>
Pan Wen is the main author of this patch. I just made some small modification
with agreement from him. Do I need to resend this patch if it's better to add my
signed-off?
Thanks,
Jiancheng
Powered by blists - more mailing lists