lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-Id: <20161117020610.5302-1-khuey@kylehuey.com>
Date:   Wed, 16 Nov 2016 18:06:03 -0800
From:   Kyle Huey <me@...ehuey.com>
To:     Robert O'Callahan <robert@...llahan.org>,
        Thomas Gleixner <tglx@...utronix.de>,
        Andy Lutomirski <luto@...nel.org>,
        Ingo Molnar <mingo@...hat.com>,
        "H. Peter Anvin" <hpa@...or.com>, x86@...nel.org,
        Paolo Bonzini <pbonzini@...hat.com>,
        Radim Krčmář <rkrcmar@...hat.com>,
        Jeff Dike <jdike@...toit.com>,
        Richard Weinberger <richard@....at>,
        Alexander Viro <viro@...iv.linux.org.uk>,
        Shuah Khan <shuah@...nel.org>,
        Dave Hansen <dave.hansen@...ux.intel.com>,
        Borislav Petkov <bp@...e.de>,
        Peter Zijlstra <peterz@...radead.org>,
        Boris Ostrovsky <boris.ostrovsky@...cle.com>,
        Len Brown <len.brown@...el.com>,
        "Rafael J. Wysocki" <rafael.j.wysocki@...el.com>,
        Dmitry Safonov <dsafonov@...tuozzo.com>,
        David Matlack <dmatlack@...gle.com>,
        Nadav Amit <nadav.amit@...il.com>
Cc:     linux-kernel@...r.kernel.org,
        user-mode-linux-devel@...ts.sourceforge.net,
        user-mode-linux-user@...ts.sourceforge.net,
        linux-fsdevel@...r.kernel.org, linux-kselftest@...r.kernel.org,
        kvm@...r.kernel.org
Subject: [PATCH v12 0/7] x86/arch_prctl Add ARCH_[GET|SET]_CPUID for controlling the CPUID instruction

rr (http://rr-project.org/), a userspace record-and-replay reverse-
execution debugger, would like to trap and emulate the CPUID instruction.
This would allow us to a) mask away certain hardware features that rr does
not support (e.g. RDRAND) and b) enable trace portability across machines
by providing constant results.

Newer Intel CPUs (Ivy Bridge and later) can fault when CPUID is executed at
CPL > 0. Expose this capability to userspace as a new pair of arch_prctls,
ARCH_GET_CPUID and ARCH_SET_CPUID, with two values, ARCH_CPUID_ENABLE and
ARCH_CPUID_SIGSEGV.

Since v11:
Patch 6: x86/arch_prctl: Add ARCH_[GET|SET]_CPUID
- Moved msr_misc_features_enable_shadow definition back to process.c to
  allow building without CONFIG_CPU_SUP_INTEL.

Patch 7: KVM: x86: virtualize cpuid faulting
- Added cpuid faulting support to em_cpuid() as suggested by Nadav Amit.

Since v10:
Patch 1: x86/arch_prctl/64: Use SYSCALL_DEFINE2 to define sys_arch_prctl
- Updated commit message.

Patch 2: x86/arch_prctl/64: Rename do_arch_prctl to do_arch_prctl_64
- Updated commit message.
- Moved do_arch_prctl_64() declaration into the other CONFIG_X86_64 block.
- Renamed previously missed 'addr' parameters for arch_prctl functions.

Patch 3: x86/arch_prctl: Add do_arch_prctl_common
- Updated commit message.

Patch 4: x86/syscalls/32: Wire up arch_prctl on x86-32
- Updated commit message.

Patch 5: x86/cpufeature: Detect CPUID faulting support
- Link to document on bugzilla.kernel.org.
- X86_FEATURE_CPUID_FAULT value changed.
- Detection code moved to intel.c, and is broken out into
  init_intel_misc_features_enables().
- PLATINFO_CPUID_FAULT is now MSR_PLATFORM_INFO_CPUID_FAULT.

Patch 6: x86/arch_prctl: Add ARCH_[GET|SET]_CPUID
- msr_misc_features_enable_shadow definition and initialization moved to
  intel.c
- Initializes MSR_MISC_FEATURES_ENABLES to 0.
- CPUID_FAULT_ENABLE[_BIT] is now MSR_MISC_FEATURES_ENABLES_CPUID_FAULT[_BIT].
- Fixed checkpatch.pl errors for fork()s inside the test file.
- Removed unnecessary comment in set_cpuid_mode.

Patch 7: KVM: x86: virtualize cpuid faulting
- Added Reviewed-By David Matlack.
- Changed various MSR constants to match patches 5 and 6.

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ