[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-Id: <3tKKXn1Bkhz9t1d@ozlabs.org>
Date: Thu, 17 Nov 2016 23:03:52 +1100 (AEDT)
From: Michael Ellerman <patch-notifications@...erman.id.au>
To: Simon Guo <wei.guo.simon@...il.com>, linuxppc-dev@...ts.ozlabs.org
Cc: Michael Neuling <mikey@...ling.org>,
linux-kselftest@...r.kernel.org, Jack Miller <jack@...ezen.org>,
Simon Guo <wei.guo.simon@...il.com>,
Chris Smart <chris@...troguy.com>,
Rashmica Gupta <rashmicy@...il.com>,
Suraj Jitindar Singh <sjitindarsingh@...il.com>,
Shuah Khan <shuah@...nel.org>, Cyril Bur <cyrilbur@...il.com>,
linux-kernel@...r.kernel.org,
Anshuman Khandual <khandual@...ux.vnet.ibm.com>
Subject: Re: [v15, 08/15] selftests/powerpc: Add ptrace tests for TAR, PPR, DSCR in TM
On Fri, 2016-30-09 at 02:32:57 UTC, Simon Guo wrote:
> From: Anshuman Khandual <khandual@...ux.vnet.ibm.com>
>
> This patch adds ptrace interface test for TAR, PPR, DSCR
> registers inside TM context. This also adds ptrace
> interface based helper functions related to checkpointed
> TAR, PPR, DSCR register access.
>
> Signed-off-by: Anshuman Khandual <khandual@...ux.vnet.ibm.com>
> Signed-off-by: Simon Guo <wei.guo.simon@...il.com>
Applied to powerpc next, thanks.
https://git.kernel.org/powerpc/c/fcf73a6bd9cb2b09045307e3ae8844
cheers
Powered by blists - more mailing lists