[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <tip-e40ed1542dd779e5037a22c6b534e57127472365@git.kernel.org>
Date: Fri, 18 Nov 2016 01:06:28 -0800
From: tip-bot for Janakarajan Natarajan <tipbot@...or.com>
To: linux-tip-commits@...r.kernel.org
Cc: mingo@...nel.org, jolsa@...hat.com, torvalds@...ux-foundation.org,
Janakarajan.Natarajan@....com, alexander.shishkin@...ux.intel.com,
peterz@...radead.org, suravee.suthikulpanit@....com, hpa@...or.com,
eranian@...gle.com, acme@...hat.com, linux-kernel@...r.kernel.org,
tglx@...utronix.de, vincent.weaver@...ne.edu, acme@...nel.org,
bp@...e.de
Subject: [tip:perf/urgent] perf/x86: Add perf support for AMD family-17h
processors
Commit-ID: e40ed1542dd779e5037a22c6b534e57127472365
Gitweb: http://git.kernel.org/tip/e40ed1542dd779e5037a22c6b534e57127472365
Author: Janakarajan Natarajan <Janakarajan.Natarajan@....com>
AuthorDate: Thu, 17 Nov 2016 10:15:06 -0600
Committer: Ingo Molnar <mingo@...nel.org>
CommitDate: Fri, 18 Nov 2016 09:45:57 +0100
perf/x86: Add perf support for AMD family-17h processors
This patch enables perf core PMU support for the new AMD family-17h processors.
In family-17h, there is no PMC-event constraint. All events, irrespective of
the type, can be measured using any of the six generic performance counters.
Signed-off-by: Janakarajan Natarajan <Janakarajan.Natarajan@....com>
Acked-by: Borislav Petkov <bp@...e.de>
Cc: Alexander Shishkin <alexander.shishkin@...ux.intel.com>
Cc: Arnaldo Carvalho de Melo <acme@...nel.org>
Cc: Arnaldo Carvalho de Melo <acme@...hat.com>
Cc: Jiri Olsa <jolsa@...hat.com>
Cc: Linus Torvalds <torvalds@...ux-foundation.org>
Cc: Peter Zijlstra <peterz@...radead.org>
Cc: Stephane Eranian <eranian@...gle.com>
Cc: Suravee Suthikulpanit <suravee.suthikulpanit@....com>
Cc: Thomas Gleixner <tglx@...utronix.de>
Cc: Vince Weaver <vincent.weaver@...ne.edu>
Link: http://lkml.kernel.org/r/1479399306-13375-1-git-send-email-Janakarajan.Natarajan@amd.com
Signed-off-by: Ingo Molnar <mingo@...nel.org>
---
arch/x86/events/amd/core.c | 8 +++++++-
1 file changed, 7 insertions(+), 1 deletion(-)
diff --git a/arch/x86/events/amd/core.c b/arch/x86/events/amd/core.c
index f5f4b3f..afb222b 100644
--- a/arch/x86/events/amd/core.c
+++ b/arch/x86/events/amd/core.c
@@ -662,7 +662,13 @@ static int __init amd_core_pmu_init(void)
pr_cont("Fam15h ");
x86_pmu.get_event_constraints = amd_get_event_constraints_f15h;
break;
-
+ case 0x17:
+ pr_cont("Fam17h ");
+ /*
+ * In family 17h, there are no event constraints in the PMC hardware.
+ * We fallback to using default amd_get_event_constraints.
+ */
+ break;
default:
pr_err("core perfctr but no constraints; unknown hardware!\n");
return -ENODEV;
Powered by blists - more mailing lists