[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20161130204859.gfqw6wdbq4repcje@rob-hp-laptop>
Date: Wed, 30 Nov 2016 14:48:59 -0600
From: Rob Herring <robh@...nel.org>
To: gabriel.fernandez@...com
Cc: Mark Rutland <mark.rutland@....com>,
Russell King <linux@...linux.org.uk>,
Maxime Coquelin <mcoquelin.stm32@...il.com>,
Alexandre Torgue <alexandre.torgue@...com>,
Michael Turquette <mturquette@...libre.com>,
Stephen Boyd <sboyd@...eaurora.org>,
Nicolas Pitre <nico@...aro.org>, Arnd Bergmann <arnd@...db.de>,
daniel.thompson@...aro.org, andrea.merello@...il.com,
radoslaw.pietrzyk@...il.com, devicetree@...r.kernel.org,
linux-arm-kernel@...ts.infradead.org, linux-kernel@...r.kernel.org,
linux-clk@...r.kernel.org, kernel@...inux.com,
ludovic.barre@...com, olivier.bideau@...com, amelie.delaunay@...com
Subject: Re: [PATCH v2 2/9] clk: stm32f4: Add PLL_I2S & PLL_SAI for
STM32F429/469 boards
On Thu, Nov 24, 2016 at 03:45:42PM +0100, gabriel.fernandez@...com wrote:
> From: Gabriel Fernandez <gabriel.fernandez@...com>
>
> This patch introduces PLL_I2S and PLL_SAI.
> Vco clock of these PLLs can be modify by DT (only n multiplicator,
> m divider is still fixed by the boot-loader).
> Each PLL has 3 dividers. PLL should be off when we modify the rate.
>
> Signed-off-by: Gabriel Fernandez <gabriel.fernandez@...com>
> ---
> .../devicetree/bindings/clock/st,stm32-rcc.txt | 2 +
> drivers/clk/clk-stm32f4.c | 342 ++++++++++++++++++++-
> include/dt-bindings/clock/stm32f4-clock.h | 4 +-
> 3 files changed, 332 insertions(+), 16 deletions(-)
Acked-by: Rob Herring <robh@...nel.org>
Powered by blists - more mailing lists