[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-Id: <1482266481-20700-1-git-send-email-john@phrozen.org>
Date: Tue, 20 Dec 2016 21:41:21 +0100
From: John Crispin <john@...ozen.org>
To: Cyrille Pitchen <cyrille.pitchen@...el.com>,
Marek Vasut <marek.vasut@...il.com>
Cc: linux-mtd@...ts.infradead.org, linux-kernel@...r.kernel.org,
"Larry D. Pinney" <ldpinney@...il.com>,
John Crispin <john@...ozen.org>
Subject: [PATCH] mtd: spi-nor: add support for ESMT_f25l32qa and ESMT_f25l64qa
From: "Larry D. Pinney" <ldpinney@...il.com>
Add Support for the ESMT_F25L32QA and ESMT_F25L64QA
These are 4MB and 8MB SPI NOR Chips from Elite Semiconductor Memory
Technology
Signed-off-by: John Crispin <john@...ozen.org>
Signed-off-by: Larry D. Pinney <ldpinney@...il.com>
---
Sorry, forgot to add this to the series I sent earlier
drivers/mtd/spi-nor/spi-nor.c | 2 ++
1 file changed, 2 insertions(+)
diff --git a/drivers/mtd/spi-nor/spi-nor.c b/drivers/mtd/spi-nor/spi-nor.c
index f9a41dc..ac4155d 100644
--- a/drivers/mtd/spi-nor/spi-nor.c
+++ b/drivers/mtd/spi-nor/spi-nor.c
@@ -821,6 +821,8 @@ static int spi_nor_is_locked(struct mtd_info *mtd, loff_t ofs, uint64_t len)
/* ESMT */
{ "f25l32pa", INFO(0x8c2016, 0, 64 * 1024, 64, SECT_4K) },
+ { "f25l32qa", INFO(0x8c4116, 0, 64 * 1024, 64, SECT_4K) },
+ { "f25l64qa", INFO(0x8c4117, 0, 64 * 1024, 128, SECT_4K) },
/* Everspin */
{ "mr25h256", CAT25_INFO( 32 * 1024, 1, 256, 2, SPI_NOR_NO_ERASE | SPI_NOR_NO_FR) },
--
1.7.10.4
Powered by blists - more mailing lists