lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Date: Tue, 27 Dec 2016 14:32:49 +0800 From: Elaine Zhang <zhangqing@...k-chips.com> To: heiko@...ech.de, mturquette@...libre.com, sboyd@...eaurora.org, xf@...k-chips.com Cc: robh+dt@...nel.org, mark.rutland@....com, linux-clk@...r.kernel.org, huangtao@...k-chips.com, xxx@...k-chips.com, cl@...k-chips.com, linux-rockchip@...ts.infradead.org, linux-kernel@...r.kernel.org, devicetree@...r.kernel.org, linux-arm-kernel@...ts.infradead.org, Elaine Zhang <zhangqing@...k-chips.com> Subject: [PATCH v4 0/4] clk: rockchip: support clk controller for rk3328 SoC Changes in v4: dropping the "rockchip,cru" and "syscon" properties for bindings of rk3328 adjust the pacth 3 and 4 order. move pll_rk3328 to patch 3. Changes in v3: fix up the pll type pll_rk3328 description and use. Changes in v2: add bindings for rk3328 clock controller Elaine Zhang (4): clk: rockchip: add dt-binding header for rk3328 dt-bindings: add bindings for rk3328 clock controller clk: rockchip: add new pll-type for rk3328 clk: rockchip: add clock controller for rk3328 .../bindings/clock/rockchip,rk3328-cru.txt | 57 ++ drivers/clk/rockchip/Makefile | 1 + drivers/clk/rockchip/clk-pll.c | 16 +- drivers/clk/rockchip/clk-rk3328.c | 1068 ++++++++++++++++++++ drivers/clk/rockchip/clk.h | 23 + include/dt-bindings/clock/rk3328-cru.h | 403 ++++++++ 6 files changed, 1565 insertions(+), 3 deletions(-) create mode 100644 Documentation/devicetree/bindings/clock/rockchip,rk3328-cru.txt create mode 100644 drivers/clk/rockchip/clk-rk3328.c create mode 100644 include/dt-bindings/clock/rk3328-cru.h -- 1.9.1
Powered by blists - more mailing lists