[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20170103180507.b7otjrfo4ye3yx42@rob-hp-laptop>
Date: Tue, 3 Jan 2017 12:05:07 -0600
From: Rob Herring <robh@...nel.org>
To: Jaehoon Chung <jh80.chung@...sung.com>
Cc: linux-pci@...r.kernel.org, devicetree@...r.kernel.org,
linux-kernel@...r.kernel.org, linux-samsung-soc@...r.kernel.org,
bhelgaas@...gle.com, mark.rutland@....com, kgene@...nel.org,
krzk@...nel.org, kishon@...com, jingoohan1@...il.com,
vivek.gautam@...eaurora.org, pankaj.dubey@...sung.com,
alim.akhtar@...sung.com, cpgs@...sung.com
Subject: Re: [PATCH 2/4] Documetation: samsung-phy: add the exynos-pcie-phy
binding
On Wed, Dec 28, 2016 at 07:34:52PM +0900, Jaehoon Chung wrote:
> Adds the exynos-pcie-phy binding for Exynos PCIe PHY.
> This is for using generic PHY framework.
>
> Signed-off-by: Jaehoon Chung <jh80.chung@...sung.com>
> ---
> .../devicetree/bindings/phy/samsung-phy.txt | 23 ++++++++++++++++++++++
> 1 file changed, 23 insertions(+)
>
> diff --git a/Documentation/devicetree/bindings/phy/samsung-phy.txt b/Documentation/devicetree/bindings/phy/samsung-phy.txt
> index 9872ba8..1cbc15f 100644
> --- a/Documentation/devicetree/bindings/phy/samsung-phy.txt
> +++ b/Documentation/devicetree/bindings/phy/samsung-phy.txt
> @@ -191,3 +191,26 @@ Example:
> usbdrdphy0 = &usb3_phy0;
> usbdrdphy1 = &usb3_phy1;
> };
> +
> +Samsung Exynos SoC series PCIe PHY controller
> +--------------------------------------------------
> +Required properties:
> +- compatible : Should be set to "samsung,exynos5440-pcie-phy"
> +- #phy-cells : Must be zero
> +- reg : a register used by phy driver.
> +
> +Required properies for child node:
> +- reg : a block register used by phy driver.
There's no need for this. Either just make the length 0x1040 or add a
2nd address to the parent reg prop.
> +
> +Example:
> + pcie_phy0: pcie-phy@...000 {
> + #phy-cells = <0>;
> + compatible = "samsung,exynos5440-pcie-phy";
> + reg = <0x270000 0x1000>;
> + #address-cells = <1>;
> + #size-cells = <1>;
> + ranges;
> + block@...000 {
> + reg = <0x271000 0x40>;
> + };
> + };
> --
> 2.10.2
>
Powered by blists - more mailing lists