[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20170127002344.GZ8801@codeaurora.org>
Date: Thu, 26 Jan 2017 16:23:44 -0800
From: Stephen Boyd <sboyd@...eaurora.org>
To: Pierre-Louis Bossart <pierre-louis.bossart@...ux.intel.com>
Cc: linux-clk@...r.kernel.org, x86@...nel.org,
platform-driver-x86@...r.kernel.org,
Darren Hart <dvhart@...radead.org>,
Thomas Gleixner <tglx@...utronix.de>,
alsa-devel@...a-project.org, Irina Tirdea <irina.tirdea@...el.com>,
Michael Turquette <mturquette@...libre.com>,
"Rafael J . Wysocki" <rjw@...ysocki.net>,
Takashi Iwai <tiwai@...e.com>, linux-kernel@...r.kernel.org,
linux-acpi@...r.kernel.org, Ingo Molnar <mingo@...hat.com>,
Mark Brown <broonie@...nel.org>,
"H . Peter Anvin" <hpa@...or.com>, Len Brown <lenb@...nel.org>,
Andy Shevchenko <andriy.shevchenko@...ux.intel.com>,
Vinod Koul <vinod.koul@...el.com>
Subject: Re: [PATCH v8 4/5] platform/x86: Enable Atom PMC platform clocks
On 01/23, Pierre-Louis Bossart wrote:
> From: Irina Tirdea <irina.tirdea@...el.com>
>
> The BayTrail and CherryTrail platforms provide platform clocks
> through their Power Management Controller (PMC).
>
> The SoC supports up to 6 clocks (PMC_PLT_CLK[0..5]) with a
> frequency of either 19.2 MHz (PLL) or 25 MHz (XTAL) for BayTrail
> and a frequency of 19.2 MHz (XTAL) for CherryTrail. These clocks
> are available for general system use, where appropriate. For example,
> the usage for platform clocks suggested in the datasheet is the
> following:
> PLT_CLK[0..2] - Camera
> PLT_CLK[3] - Audio Codec
> PLT_CLK[4] -
> PLT_CLK[5] - COMMs
>
> Signed-off-by: Pierre-Louis Bossart <pierre-louis.bossart@...ux.intel.com>
> Signed-off-by: Irina Tirdea <irina.tirdea@...el.com>
> ---
Applied to clk-next
--
Qualcomm Innovation Center, Inc. is a member of Code Aurora Forum,
a Linux Foundation Collaborative Project
Powered by blists - more mailing lists