[<prev] [next>] [day] [month] [year] [list]
Message-ID: <CACRpkdaj7tnd=anx2npYSKGm5EjmXtBCTvLeCbBk4nsCWrEZTA@mail.gmail.com>
Date: Mon, 30 Jan 2017 16:23:15 +0100
From: Linus Walleij <linus.walleij@...aro.org>
To: Icenowy Zheng <icenowy@...c.xyz>
Cc: Maxime Ripard <maxime.ripard@...e-electrons.com>,
Chen-Yu Tsai <wens@...e.org>,
Vinod Koul <vinod.koul@...el.com>,
Mark Brown <broonie@...nel.org>,
Jaroslav Kysela <perex@...ex.cz>,
Andre Przywara <andre.przywara@....com>,
linux-clk <linux-clk@...r.kernel.org>,
"devicetree@...r.kernel.org" <devicetree@...r.kernel.org>,
"linux-arm-kernel@...ts.infradead.org"
<linux-arm-kernel@...ts.infradead.org>,
"linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>,
"linux-gpio@...r.kernel.org" <linux-gpio@...r.kernel.org>,
dmaengine@...r.kernel.org,
"alsa-devel@...a-project.org" <alsa-devel@...a-project.org>,
linux-sunxi <linux-sunxi@...glegroups.com>
Subject: Re: [PATCH v3 01/10] drivers: pinctrl: add driver for Allwinner H5 SoC
On Sun, Jan 29, 2017 at 3:33 AM, Icenowy Zheng <icenowy@...c.xyz> wrote:
> Based on the Allwinner H5 datasheet and the pinctrl driver of the
> backward-compatible H3 this introduces the pin multiplex assignments for
> the H5 SoC.
>
> H5 introduced some more pin functions (e.g. three more groups of TS
> pins, and one more groups of SIM pins) than H3.
>
> Signed-off-by: Icenowy Zheng <icenowy@...c.xyz>
> Acked-by: Maxime Ripard <maxime.ripard@...e-electrons.com>
> ---
> Changes in v3:
> - Add Maxime's ACK.
> Changes in v2:
> - Fixed interrupt banks. (There's one more GPIO banks (PF) that can do
> interrupt handling on H5)
I already applied V2 with Maximes' ACK and all.
Yours,
Linus Walleij
Powered by blists - more mailing lists