[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <20170201143533.pxwe6gmfcymmsy4p@dell>
Date: Wed, 1 Feb 2017 14:35:33 +0000
From: Lee Jones <lee.jones@...aro.org>
To: gabriel.fernandez@...com
Cc: Rob Herring <robh+dt@...nel.org>,
Mark Rutland <mark.rutland@....com>,
Russell King <linux@...linux.org.uk>,
Maxime Coquelin <mcoquelin.stm32@...il.com>,
Alexandre Torgue <alexandre.torgue@...com>,
Michael Turquette <mturquette@...libre.com>,
Stephen Boyd <sboyd@...eaurora.org>,
Nicolas Pitre <nico@...aro.org>, Arnd Bergmann <arnd@...db.de>,
daniel.thompson@...aro.org, andrea.merello@...il.com,
radoslaw.pietrzyk@...il.com, devicetree@...r.kernel.org,
linux-arm-kernel@...ts.infradead.org, linux-kernel@...r.kernel.org,
linux-clk@...r.kernel.org, ludovic.barre@...com,
olivier.bideau@...com, amelie.delaunay@...com
Subject: Re: [Resend PATCH v2 1/3] dt-bindings: mfd: stm32f4: Fix
STM32F4_X_CLOCK() macro
On Wed, 01 Feb 2017, gabriel.fernandez@...com wrote:
> From: Gabriel Fernandez <gabriel.fernandez@...com>
>
> Macro to select a clock was not correct.
>
> Offset of enable register starts at 0x30, then calculation to select a bit is:
> (@enable_reg - 0x30) / 4 * 32 + bit_to_select
>
> Signed-off-by: Gabriel Fernandez <gabriel.fernandez@...com>
> Tested-by: M'boumba Cedric Madianga <cedric.madianga@...il.com>
> Acked-by: Stephen Boyd <sboyd@...eaurora.org>
>
> ---
> include/dt-bindings/mfd/stm32f4-rcc.h | 10 +++++-----
> 1 file changed, 5 insertions(+), 5 deletions(-)
Acked-by: Lee Jones <lee.jones@...aro.org>
> diff --git a/include/dt-bindings/mfd/stm32f4-rcc.h b/include/dt-bindings/mfd/stm32f4-rcc.h
> index e98942d..f662b19 100644
> --- a/include/dt-bindings/mfd/stm32f4-rcc.h
> +++ b/include/dt-bindings/mfd/stm32f4-rcc.h
> @@ -25,7 +25,7 @@
> #define STM32F4_RCC_AHB1_OTGHS 29
>
> #define STM32F4_AHB1_RESET(bit) (STM32F4_RCC_AHB1_##bit + (0x10 * 8))
> -#define STM32F4_AHB1_CLOCK(bit) (STM32F4_RCC_AHB1_##bit + (0x30 * 8))
> +#define STM32F4_AHB1_CLOCK(bit) (STM32F4_RCC_AHB1_##bit)
>
>
> /* AHB2 */
> @@ -36,13 +36,13 @@
> #define STM32F4_RCC_AHB2_OTGFS 7
>
> #define STM32F4_AHB2_RESET(bit) (STM32F4_RCC_AHB2_##bit + (0x14 * 8))
> -#define STM32F4_AHB2_CLOCK(bit) (STM32F4_RCC_AHB2_##bit + (0x34 * 8))
> +#define STM32F4_AHB2_CLOCK(bit) (STM32F4_RCC_AHB2_##bit + 0x20)
>
> /* AHB3 */
> #define STM32F4_RCC_AHB3_FMC 0
>
> #define STM32F4_AHB3_RESET(bit) (STM32F4_RCC_AHB3_##bit + (0x18 * 8))
> -#define STM32F4_AHB3_CLOCK(bit) (STM32F4_RCC_AHB3_##bit + (0x38 * 8))
> +#define STM32F4_AHB3_CLOCK(bit) (STM32F4_RCC_AHB3_##bit + 0x40)
>
> /* APB1 */
> #define STM32F4_RCC_APB1_TIM2 0
> @@ -72,7 +72,7 @@
> #define STM32F4_RCC_APB1_UART8 31
>
> #define STM32F4_APB1_RESET(bit) (STM32F4_RCC_APB1_##bit + (0x20 * 8))
> -#define STM32F4_APB1_CLOCK(bit) (STM32F4_RCC_APB1_##bit + (0x40 * 8))
> +#define STM32F4_APB1_CLOCK(bit) (STM32F4_RCC_APB1_##bit + 0x80)
>
> /* APB2 */
> #define STM32F4_RCC_APB2_TIM1 0
> @@ -93,6 +93,6 @@
> #define STM32F4_RCC_APB2_LTDC 26
>
> #define STM32F4_APB2_RESET(bit) (STM32F4_RCC_APB2_##bit + (0x24 * 8))
> -#define STM32F4_APB2_CLOCK(bit) (STM32F4_RCC_APB2_##bit + (0x44 * 8))
> +#define STM32F4_APB2_CLOCK(bit) (STM32F4_RCC_APB2_##bit + 0xA0)
>
> #endif /* _DT_BINDINGS_MFD_STM32F4_RCC_H */
--
Lee Jones
Linaro STMicroelectronics Landing Team Lead
Linaro.org │ Open source software for ARM SoCs
Follow Linaro: Facebook | Twitter | Blog
Powered by blists - more mailing lists