linux-kernel - Re: [PATCH 0/2] pinctrl: sunxi: Merge A31s pinctrl driver with A31

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Date:   Mon, 6 Feb 2017 11:07:33 +0100
From:   Linus Walleij <linus.walleij@...aro.org>
To:     Maxime Ripard <maxime.ripard@...e-electrons.com>
Cc:     Chen-Yu Tsai <wens@...e.org>,
        "linux-gpio@...r.kernel.org" <linux-gpio@...r.kernel.org>,
        "linux-arm-kernel@...ts.infradead.org" 
        <linux-arm-kernel@...ts.infradead.org>,
        "linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>
Subject: Re: [PATCH 0/2] pinctrl: sunxi: Merge A31s pinctrl driver with A31

On Thu, Feb 2, 2017 at 9:13 AM, Maxime Ripard
<maxime.ripard@...e-electrons.com> wrote:
> On Thu, Feb 02, 2017 at 12:25:45AM +0800, Chen-Yu Tsai wrote:
>> Hi everyone,
>>
>> This series merges support for the A31s' pin controller into the A31
>> driver, using the new sunxi variants support code. The A31s is a trimmed
>> down version of the A31, with some hardware blocks removed, and some
>> pin functions or pins removed. Thus it is easy to support the A31s
>> using the A31 driver by marking the extra pins/functions as A31 only.
>>
>> Patch 1 does exactly this.
>>
>> Patch 2 removes the original A31s driver, which is now redundant.
>>
>> I opted not to rename sun6i-a31 to sun6i in various places.
>
> Acked-by: Maxime Ripard <maxime.ripard@...e-electrons.com>

Could you guys make a patch either adding these drivers as
commonly maintained by you two in MAINTAINERS?

It is commonly maintained right?

Or if you prefer, just list the pinctrl dir under the Allwinner
SoC support entry?

Yours,
Linus Walleij