[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-Id: <1487153738-1096-1-git-send-email-andy.yan@rock-chips.com>
Date: Wed, 15 Feb 2017 18:15:38 +0800
From: Andy Yan <andy.yan@...k-chips.com>
To: cyrille.pitchen@...el.com, marek.vasut@...il.com
Cc: boris.brezillon@...e-electrons.com, computersforpeace@...il.com,
richard@....at, linux-mtd@...ts.infradead.org, dwmw2@...radead.org,
linux-kernel@...r.kernel.org, Andy Yan <andy.yan@...k-chips.com>
Subject: [PATCH v3] mtd: spi-nor: add support for GD25Q256
GD25Q256 is a 32MiB SPI Nor flash from Gigadevice.
Signed-off-by: Andy Yan <andy.yan@...k-chips.com>
---
Changes in v3:
- rebase on top of spi-nor tree
- add SPI_NOR_4B_OPCODES flag
Changes in v2:
- drop one line unnecessary modification
drivers/mtd/spi-nor/spi-nor.c | 5 +++++
1 file changed, 5 insertions(+)
diff --git a/drivers/mtd/spi-nor/spi-nor.c b/drivers/mtd/spi-nor/spi-nor.c
index 70e52ff..34327ab 100644
--- a/drivers/mtd/spi-nor/spi-nor.c
+++ b/drivers/mtd/spi-nor/spi-nor.c
@@ -995,6 +995,11 @@ static const struct flash_info spi_nor_ids[] = {
SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ |
SPI_NOR_HAS_LOCK | SPI_NOR_HAS_TB)
},
+ {
+ "gd25q256", INFO(0xc84019, 0, 64 * 1024, 512,
+ SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ |
+ SPI_NOR_4B_OPCODES)
+ },
/* Intel/Numonyx -- xxxs33b */
{ "160s33b", INFO(0x898911, 0, 64 * 1024, 32, 0) },
--
2.7.4
Powered by blists - more mailing lists