lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <CAAtXAHd-7S=nx4AE05pu4sdGP2tgBYwqxN0sbgg3qThk1qPGhg@mail.gmail.com>
Date:   Fri, 17 Feb 2017 07:20:23 -0800
From:   Moritz Fischer <mdf@...nel.org>
To:     Dinh Nguyen <dinh.linux@...il.com>
Cc:     matthew.gerlach@...ux.intel.com,
        Alan Tull <atull@...nsource.altera.com>,
        linux-fpga@...r.kernel.org,
        Linux List <linux-kernel@...r.kernel.org>,
        "devicetree@...r.kernel.org" <devicetree@...r.kernel.org>,
        Rob Herring <robh+dt@...nel.org>,
        Mark Rutland <mark.rutland@....com>
Subject: Re: [PATCH 3/4] fpga dt: bindings for Altera Partial Reconfiguraion IP.

Matthew,

On Fri, Feb 17, 2017 at 5:31 AM, Dinh Nguyen <dinh.linux@...il.com> wrote:
> On Wed, Feb 15, 2017 at 3:10 PM,  <matthew.gerlach@...ux.intel.com> wrote:
>> From: Matthew Gerlach <matthew.gerlach@...ux.intel.com>
>>
>> Device Tree bindings for Altera Partial Reconfiguraion IP?
>>
>> Signed-off-by: Matthew Gerlach <matthew.gerlach@...ux.intel.com>
Acked-By: Moritz Fischer <mdf@...nel.org>
>> ---
>>  Documentation/devicetree/bindings/fpga/altera-pr-ip.txt | 12 ++++++++++++
>>  1 file changed, 12 insertions(+)
>>  create mode 100644 Documentation/devicetree/bindings/fpga/altera-pr-ip.txt
>>
>
> Nit: your commit header s/Reconfiguraion/Reconfiguration
>
> Dinh

Thanks,
Moritz

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ