[<prev] [next>] [day] [month] [year] [list]
Message-ID: <20170228092525.xcwyhuit6w43rjzz@lukather>
Date: Tue, 28 Feb 2017 10:25:25 +0100
From: Maxime Ripard <maxime.ripard@...e-electrons.com>
To: Icenowy Zheng <icenowy@...c.xyz>
Cc: Srinivas Kandagatla <srinivas.kandagatla@...aro.org>,
Rob Herring <robh+dt@...nel.org>, Chen-Yu Tsai <wens@...e.org>,
"devicetree@...r.kernel.org" <devicetree@...r.kernel.org>,
"linux-arm-kernel@...ts.infradead.org"
<linux-arm-kernel@...ts.infradead.org>,
"linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>,
"linux-sunxi@...glegroups.com" <linux-sunxi@...glegroups.com>
Subject: Re: [PATCH v5 2/3] nvmem: sunxi-sid: add support for H3's SID
controller
On Tue, Feb 28, 2017 at 04:35:31PM +0800, Icenowy Zheng wrote:
>
>
> 28.02.2017, 14:43, "Maxime Ripard" <maxime.ripard@...e-electrons.com>:
> > On Tue, Feb 28, 2017 at 03:27:14AM +0800, Icenowy Zheng wrote:
> >> The H3 SoC have a bigger SID controller, which has its direct read
> >> address at 0x200 position in the SID block, not 0x0.
> >>
> >> Also, H3 SID controller has some silicon bug that makes the direct read
> >> value wrong at cold boot, add code to workaround the bug. (This bug has
> >> already been fixed on A64 and later SoCs)
> >>
> >> Signed-off-by: Icenowy Zheng <icenowy@...c.xyz>
> >
> > Acked-by: Maxime Ripard <maxime.ripard@...e-electrons.com>
>
> Who will finally apply these patches?
>
> I have seen that you are one of the maintainers of NVMEM subsystem.
Srinivas usually merges the patches.
Maxime
--
Maxime Ripard, Free Electrons
Embedded Linux and Kernel engineering
http://free-electrons.com
Download attachment "signature.asc" of type "application/pgp-signature" (802 bytes)
Powered by blists - more mailing lists