| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Date: Tue, 28 Feb 2017 16:52:12 +0100
From: Florian Vaussard <florian.vaussard@...il.com>
To: Dinh Nguyen <dinguyen@...nel.org>
Cc: Rob Herring <robh+dt@...nel.org>,
Mark Rutland <mark.rutland@....com>,
devicetree@...r.kernel.org, linux-arm-kernel@...ts.infradead.org,
linux-kernel@...r.kernel.org,
Alberto Dassatti <alberto.dassatti@...g-vd.ch>,
Florian Vaussard <florian.vaussard@...g-vd.ch>
Subject: [PATCH 2/2] ARM: dts: socfpga: Add support for PMU
The dual Cortex-A9 MPCore inside socfpga has a standard PMU unit for
each core mapped in the DAP memory space. Add support for it!
Tested with perf on a Cyclone 5 SoC DK.
Reported-by: Alberto Dassatti <alberto.dassatti@...g-vd.ch>
Signed-off-by: Florian Vaussard <florian.vaussard@...g-vd.ch>
Tested-by: Alberto Dassatti <alberto.dassatti@...g-vd.ch>
---
arch/arm/boot/dts/socfpga.dtsi | 9 +++++++++
1 file changed, 9 insertions(+)
diff --git a/arch/arm/boot/dts/socfpga.dtsi b/arch/arm/boot/dts/socfpga.dtsi
index 478047e..a892de9 100644
--- a/arch/arm/boot/dts/socfpga.dtsi
+++ b/arch/arm/boot/dts/socfpga.dtsi
@@ -52,6 +52,15 @@
};
};
+ pmu: pmu@...11000 {
+ compatible = "arm,cortex-a9-pmu";
+ interrupt-parent = <&intc>;
+ interrupts = <0 176 4>, <0 177 4>;
+ interrupt-affinity = <&cpu0>, <&cpu1>;
+ reg = <0xff111000 0x1000>,
+ <0xff113000 0x1000>;
+ };
+
intc: intc@...ed000 {
compatible = "arm,cortex-a9-gic";
#interrupt-cells = <3>;
--
2.7.4
Powered by blists - more mailing lists