[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <CAHp75Vcv_B=Od9isbH_d-eMWJ7zf3myTG1Hdj-dFzAKFE6mUVg@mail.gmail.com>
Date: Thu, 2 Mar 2017 01:48:00 +0200
From: Andy Shevchenko <andy.shevchenko@...il.com>
To: Len Brown <lenb@...nel.org>
Cc: "linux-pm@...r.kernel.org" <linux-pm@...r.kernel.org>,
"linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>,
Len Brown <len.brown@...el.com>,
"x86@...nel.org" <x86@...nel.org>
Subject: Re: [PATCH 24/44] x86: intel-family.h: Add GEMINI_LAKE SOC
On Wed, Mar 1, 2017 at 7:27 AM, Len Brown <lenb@...nel.org> wrote:
> From: Len Brown <len.brown@...el.com>
> --- a/arch/x86/include/asm/intel-family.h
> +++ b/arch/x86/include/asm/intel-family.h
> @@ -59,6 +59,7 @@
> #define INTEL_FAM6_ATOM_MERRIFIELD 0x4A /* Tangier */
> #define INTEL_FAM6_ATOM_MOOREFIELD 0x5A /* Anniedale */
> #define INTEL_FAM6_ATOM_GOLDMONT 0x5C
> +#define INTEL_FAM6_ATOM_GEMINI_LAKE 0x7A
> #define INTEL_FAM6_ATOM_DENVERTON 0x5F /* Goldmont Microserver */
One nit: can we keep it in order by model ID?
--
With Best Regards,
Andy Shevchenko
Powered by blists - more mailing lists