linux-kernel - [PATCH] clk: tegra: Add UARTB reset

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [day] [month] [year] [list]

Message-ID: <1490187493-6162-1-git-send-email-pdeschrijver@nvidia.com>
Date:   Wed, 22 Mar 2017 14:58:12 +0200
From:   Peter De Schrijver <pdeschrijver@...dia.com>
To:     Peter De Schrijver <pdeschrijver@...dia.com>,
        Philipp Zabel <p.zabel@...gutronix.de>,
        Rob Herring <robh+dt@...nel.org>,
        Mark Rutland <mark.rutland@....com>,
        Thierry Reding <thierry.reding@...il.com>,
        "Jonathan Hunter" <jonathanh@...dia.com>,
        <devicetree@...r.kernel.org>, <linux-tegra@...r.kernel.org>,
        <linux-kernel@...r.kernel.org>
Subject: [PATCH] clk: tegra: Add UARTB reset

Bit 7 of CLK_RST_CONTROLLER_RST_DEVICES_L_0 controls the UARTB reset.
Despite the fact that Tegra210 doesn't have VFIR, 224 was assigned as the
clock ID for UARTB. We can't use 224 as the reset ID because that's already
used for TEGRA210_RST_DFLL_DVCO.

Signed-off-by: Peter De Schrijver <pdeschrijver@...dia.com>
---
 include/dt-bindings/reset/tegra210-car.h | 2 ++
 1 file changed, 2 insertions(+)

diff --git a/include/dt-bindings/reset/tegra210-car.h b/include/dt-bindings/reset/tegra210-car.h
index 296ec6e..de2fce4 100644
--- a/include/dt-bindings/reset/tegra210-car.h
+++ b/include/dt-bindings/reset/tegra210-car.h
@@ -6,6 +6,8 @@
 #ifndef _DT_BINDINGS_RESET_TEGRA210_CAR_H
 #define _DT_BINDINGS_RESET_TEGRA210_CAR_H
 
+#define TEGRA210_RST_UARTB		7
+
 #define TEGRA210_RESET(x)		(7 * 32 + (x))
 #define TEGRA210_RST_DFLL_DVCO		TEGRA210_RESET(0)
 #define TEGRA210_RST_ADSP		TEGRA210_RESET(1)
-- 
1.9.1