[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <alpine.DEB.2.20.1703240942590.3688@nanos>
Date: Fri, 24 Mar 2017 09:44:43 +0100 (CET)
From: Thomas Gleixner <tglx@...utronix.de>
To: Kan Liang <kan.liang@...el.com>
cc: peterz@...radead.org, mingo@...hat.com, acme@...nel.org,
linux-kernel@...r.kernel.org, eranian@...gle.com, jolsa@...nel.org,
ak@...ux.intel.com
Subject: Re: [PATCH 0/3]measure SMI cost
On Thu, 23 Mar 2017, kan.liang@...el.com wrote:
> From: Kan Liang <Kan.liang@...el.com>
>
> Currently, there is no way to measure the time cost in System management
> mode (SMM) by perf.
>
> Intel perfmon supports FREEZE_WHILE_SMM bit in IA32_DEBUGCTL. Once it sets,
> the PMU core counters will freeze on SMI handler. But it will not have an
> effect on free running counters. E.g. APERF counter.
> The cost of SMI can be measured by (aperf - cycles).
>
> A new sysfs entry /sys/device/cpu/freeze_on_smi is introduced to set
> FREEZE_WHILE_SMM bit in IA32_DEBUGCTL.
>
> A new --smi-cost mode in perf stat is implemented to measure the SMI cost
> by calculating cycles and aperf results. In practice, the percentages of
> SMI cycles should be more useful than absolute value.
That's only true for performance oriented analysis, but for analyzing the
root cause of latencies the actual cycles are definitely interesting.
Thanks,
tglx
Powered by blists - more mailing lists