[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <1491223345-24386-3-git-send-email-mperttunen@nvidia.com>
Date: Mon, 3 Apr 2017 15:42:25 +0300
From: Mikko Perttunen <mperttunen@...dia.com>
To: <rjw@...ysocki.net>, <viresh.kumar@...aro.org>,
<thierry.reding@...il.com>, <jonathanh@...dia.com>
CC: <linux-kernel@...r.kernel.org>, <linux-pm@...r.kernel.org>,
<linux-tegra@...r.kernel.org>,
Mikko Perttunen <mperttunen@...dia.com>
Subject: [PATCH 3/3] arm64: tegra: Add CCPLEX_CLUSTER area in Tegra186
The Tegra186 CCPLEX_CLUSTER area contains memory-mapped
registers that initiate CPU frequency/voltage transitions.
Signed-off-by: Mikko Perttunen <mperttunen@...dia.com>
---
arch/arm64/boot/dts/nvidia/tegra186.dtsi | 9 +++++++++
1 file changed, 9 insertions(+)
diff --git a/arch/arm64/boot/dts/nvidia/tegra186.dtsi b/arch/arm64/boot/dts/nvidia/tegra186.dtsi
index 3ea5e6369bc3..765b840933ac 100644
--- a/arch/arm64/boot/dts/nvidia/tegra186.dtsi
+++ b/arch/arm64/boot/dts/nvidia/tegra186.dtsi
@@ -347,6 +347,15 @@
reg-names = "pmc", "wake", "aotag", "scratch";
};
+ ccplex@...0000 {
+ compatible = "nvidia,tegra186-ccplex-cluster";
+ reg = <0x0 0x0e060000 0x0 0x1000>,
+ <0x0 0x0e070000 0x0 0x1000>;
+ reg-names = "a57", "denver";
+
+ nvidia,bpmp = <&bpmp>;
+ };
+
sysram@...00000 {
compatible = "nvidia,tegra186-sysram", "mmio-sram";
reg = <0x0 0x30000000 0x0 0x50000>;
--
2.1.4
Powered by blists - more mailing lists