lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Date:   Tue, 4 Apr 2017 14:50:59 +0200
From:   Christian Gmeiner <christian.gmeiner@...il.com>
To:     Philipp Zabel <p.zabel@...gutronix.de>
Cc:     LKML <linux-kernel@...r.kernel.org>,
        DRI mailing list <dri-devel@...ts.freedesktop.org>
Subject: Re: imx-drm: vblank wait timed out

2017-04-04 10:14 GMT+02:00 Philipp Zabel <p.zabel@...gutronix.de>:
> Hi Christian,
>
> On Mon, 2017-04-03 at 17:16 +0200, Christian Gmeiner wrote:
>> 2017-03-31 14:57 GMT+02:00 Philipp Zabel <p.zabel@...gutronix.de>:
>> > Hi Christian,
>> >
>> > On Fri, 2017-03-31 at 12:44 +0200, Christian Gmeiner wrote:
>> >> Hi
>> >>
>> >> I get this from time to time on a 4.9.17 kernel:
>> >>
>> >> [    3.353387] ------------[ cut here ]------------
>> >> [    3.353408] WARNING: CPU: 0 PID: 1 at
>> >> drivers/gpu/drm/drm_atomic_helper.c:1140
>> >> drm_atomic_helper_wait_for_vblanks+0x240/0x244
>> >> [    3.353412] [CRTC:24] vblank wait timed out
>> > [...]
>> >
>> > Do the four patches in
>> >  git://git.pengutronix.de/git/pza/linux.git tags/v4.9-ipu-dp-plane-fix
>> > fix this?
>> >
>>
>> Sadly no - this is what I get after a warm-reboot:
>
> Is this on a non-plus i.MX6? Maybe are missing the LDB DI clock glitch
> fixes (commits 5d283b083800, 03d576f202e8, and f13abeff2cde)?
>

Yes it is a non-plus i.MX6D and all those three patches are included in
4.9.20 (which I am using right now), But maybe my dts is not that good as I
used it for a longer time without any changes to it. It is really time to get
those upstream.

At the moment I have this artifact in it:

&clks {
    assigned-clocks = <&clks IMX6QDL_CLK_LDB_DI0_SEL>,
              <&clks IMX6QDL_CLK_LDB_DI1_SEL>;
    assigned-clock-parents = <&clks IMX6QDL_CLK_PLL5_VIDEO_DIV>,
                 <&clks IMX6QDL_CLK_PLL5_VIDEO_DIV>;
};

I am not to 100% sure if PLL5 is what I want - need.

greets
--
Christian Gmeiner, MSc

https://www.youtube.com/user/AloryOFFICIAL
https://soundcloud.com/christian-gmeiner

Powered by blists - more mailing lists