lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <1491530876-109791-6-git-send-email-xuwei5@hisilicon.com>
Date:   Fri, 7 Apr 2017 10:07:56 +0800
From:   "Wei.Xu" <xuwei5@...ilicon.com>
To:     <robh+dt@...nel.org>, <mark.rutland@....com>,
        <catalin.marinas@....com>, <will.deacon@....com>, <arnd@...db.de>
CC:     <xuwei5@...ilicon.com>, <john.garry@...wei.com>,
        <gabriele.paoloni@...wei.com>, <wangzhou1@...ilicon.com>,
        <liudongdong3@...wei.com>, <yisen.zhuang@...wei.com>,
        <salil.mehta@...wei.com>, <majun258@...wei.com>,
        <wangkefeng.wang@...wei.com>, <guohanjun@...wei.com>,
        <linuxarm@...wei.com>, <liguozhu@...ilicon.com>,
        <yimin@...wei.com>, <chenxiang66@...ilicon.com>,
        <tanxiaofei@...wei.com>, <lipeng321@...wei.com>,
        <yankejian@...wei.com>, <huangdaode@...ilicon.com>,
        <charles.chenxin@...wei.com>,
        <shameerali.kolothum.thodi@...wei.com>,
        <linux-arm-kernel@...ts.infradead.org>,
        <devicetree@...r.kernel.org>, <linux-kernel@...r.kernel.org>
Subject: [PATCH 5/5] arm64: dts: hisi: enalbe the NIC and SAS for the hip07-d05 board

From: Wei Xu <xuwei5@...ilicon.com>

Enalbe the NIC and SAS nodes for the hip07-d05 board
to support related functions.

Signed-off-by: Wei Xu <xuwei5@...ilicon.com>
---
 arch/arm64/boot/dts/hisilicon/hip07-d05.dts | 24 ++++++++++++++++++++++++
 1 file changed, 24 insertions(+)

diff --git a/arch/arm64/boot/dts/hisilicon/hip07-d05.dts b/arch/arm64/boot/dts/hisilicon/hip07-d05.dts
index e058442..5bdca80 100644
--- a/arch/arm64/boot/dts/hisilicon/hip07-d05.dts
+++ b/arch/arm64/boot/dts/hisilicon/hip07-d05.dts
@@ -64,3 +64,27 @@
 &usb_ehci {
 	status = "ok";
 };
+
+&eth0 {
+	status = "ok";
+};
+
+&eth1 {
+	status = "ok";
+};
+
+&eth2 {
+	status = "ok";
+};
+
+&eth3 {
+	status = "ok";
+};
+
+&p0_pcie2_a {
+	status = "ok";
+};
+
+&sas1 {
+	status = "ok";
+};
-- 
1.9.1

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ