[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20170410201316.4rlf4bvt5jeagpsn@rob-hp-laptop>
Date: Mon, 10 Apr 2017 15:13:16 -0500
From: Rob Herring <robh@...nel.org>
To: Laxman Dewangan <ldewangan@...dia.com>
Cc: thierry.reding@...il.com, jonathanh@...dia.com,
mark.rutland@....com, linux-pwm@...r.kernel.org,
devicetree@...r.kernel.org, linux-tegra@...r.kernel.org,
linux-kernel@...r.kernel.org
Subject: Re: [PATCH V3 3/4] pwm: tegra: Add DT binding details to configure
pin in suspends/resume
On Fri, Apr 07, 2017 at 03:04:01PM +0530, Laxman Dewangan wrote:
> In some of NVIDIA Tegra's platform, PWM controller is used to
> control the PWM controlled regulators. PWM signal is connected to
> the VID pin of the regulator where duty cycle of PWM signal decide
> the voltage level of the regulator output.
>
> When system enters suspend, some PWM client/slave regulator devices
> require the PWM output to be tristated.
>
> Add DT binding details to provide the pin configuration state
> from PWM and pinctrl DT node in suspend and active state of
> the system.
>
> Signed-off-by: Laxman Dewangan <ldewangan@...dia.com>
>
> ---
> Changes from v1:
> - Use standard pinctrl names for sleep and active state.
>
> Changes from V2:
> - Fix the commit message and details
> ---
> .../devicetree/bindings/pwm/nvidia,tegra20-pwm.txt | 45 ++++++++++++++++++++++
> 1 file changed, 45 insertions(+)
Acked-by: Rob Herring <robh@...nel.org>
Powered by blists - more mailing lists