lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <381e11bc-649d-ddf2-4a28-f72a264204c3@phytec.de>
Date:   Tue, 18 Apr 2017 17:01:41 +0200
From:   Wadim Egorov <w.egorov@...tec.de>
To:     Jacob Chen <jacobchen110@...il.com>
Cc:     robh+dt@...nel.org, mark.rutland@....com,
        Heiko Stuebner <heiko@...ech.de>, linux@...linux.org.uk,
        devicetree@...r.kernel.org, linux-arm-kernel@...ts.infradead.org,
        linux-rockchip@...ts.infradead.org, linux-kernel@...r.kernel.org
Subject: Re: [PATCH v2 1/3] ARM: dts: rockchip: Add support for phyCORE-RK3288
 SoM


>> +&i2c0 {
>> +       status = "okay";
>> +       clock-frequency = <400000>;
>> +
>> +       rk818: pmic@1c {
>> +               compatible = "rockchip,rk818";
>> +               reg = <0x1c>;
>> +               interrupt-parent = <&gpio0>;
>> +               interrupts = <4 IRQ_TYPE_LEVEL_LOW>;
>> +               pinctrl-names = "default";
>> +               pinctrl-0 = <&pmic_int>;
>> +               rockchip,system-power-controller;
>> +               wakeup-source;
>> +               #clock-cells = <1>;
>> +
> I think you miss  "clock-output-names = "xin32k" here.
Yes, thanks for catching that. I will fix this later.

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ