[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-Id: <1493781356-24229-1-git-send-email-xiaochen.shen@intel.com>
Date: Wed, 3 May 2017 11:15:56 +0800
From: Xiaochen Shen <xiaochen.shen@...el.com>
To: tglx@...utronix.de, linux-kernel@...r.kernel.org, x86@...nel.org
Cc: vikas.shivappa@...ux.intel.com, tony.luck@...el.com,
Xiaochen Shen <xiaochen.shen@...el.com>,
Fenghua Yu <fenghua.yu@...el.com>
Subject: [PATCH] x86/intel_rdt: Fix a typo in Documentation
The typo is in example 3.
"C0" in "# echo C0 > p0/cpus" is wrong because it specifies core
6-7 instead of wanted core 4-7.
Correct this typo to avoid confusion.
Signed-off-by: Xiaochen Shen <xiaochen.shen@...el.com>
Signed-off-by: Fenghua Yu <fenghua.yu@...el.com>
---
Documentation/x86/intel_rdt_ui.txt | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/Documentation/x86/intel_rdt_ui.txt b/Documentation/x86/intel_rdt_ui.txt
index 0f6d847..c491a1b 100644
--- a/Documentation/x86/intel_rdt_ui.txt
+++ b/Documentation/x86/intel_rdt_ui.txt
@@ -295,7 +295,7 @@ kernel and the tasks running there get 50% of the cache. They should
also get 50% of memory bandwidth assuming that the cores 4-7 are SMT
siblings and only the real time threads are scheduled on the cores 4-7.
-# echo C0 > p0/cpus
+# echo F0 > p0/cpus
4) Locking between applications
--
1.8.3.1
Powered by blists - more mailing lists