lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <20170508161225.3zwck42o6ahqtyni@rob-hp-laptop>
Date:   Mon, 8 May 2017 11:12:25 -0500
From:   Rob Herring <robh@...nel.org>
To:     Chen-Yu Tsai <wens@...e.org>
Cc:     Maxime Ripard <maxime.ripard@...e-electrons.com>,
        Michael Turquette <mturquette@...libre.com>,
        Stephen Boyd <sboyd@...eaurora.org>,
        Mark Rutland <mark.rutland@....com>,
        devicetree@...r.kernel.org, linux-arm-kernel@...ts.infradead.org,
        linux-clk@...r.kernel.org, linux-kernel@...r.kernel.org,
        linux-sunxi@...glegroups.com
Subject: Re: [PATCH v2 1/8] dt-bindings: clock: sunxi-ccu: Add compatible
 string for A83T CCU

On Wed, May 03, 2017 at 11:16:51AM +0800, Chen-Yu Tsai wrote:
> The A83T clock control unit is a hybrid of some new style clock designs
> from the A80, and old style layout from the other Allwinner SoCs.
> 
> Like the A80, the SoC does not have a low speed 32.768 kHz oscillator.
> Unlike the A80, there is no clock input either. The only low speed clock
> available is the internal oscillator which runs at around 16 MHz,
> divided by 512, yielding a low speed clock around 31.250 kHz.
> 
> Signed-off-by: Chen-Yu Tsai <wens@...e.org>
> ---
>  Documentation/devicetree/bindings/clock/sunxi-ccu.txt | 2 ++
>  1 file changed, 2 insertions(+)

Acked-by: Rob Herring <robh@...nel.org>

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ