[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-Id: <20170508.173333.1140782402828347971.davem@davemloft.net>
Date: Mon, 08 May 2017 17:33:33 -0400 (EDT)
From: David Miller <davem@...emloft.net>
To: grygorii.strashko@...com
Cc: netdev@...r.kernel.org, nsekhar@...com, ivan.khoronzhuk@...aro.org,
linux-kernel@...r.kernel.org, linux-omap@...r.kernel.org,
spatton@...com
Subject: Re: [PATCH] net: ethernet: ti: cpsw: adjust cpsw fifos depth for
fullduplex flow control
From: Grygorii Strashko <grygorii.strashko@...com>
Date: Mon, 8 May 2017 14:21:21 -0500
> When users set flow control using ethtool the bits are set properly in the
> CPGMAC_SL MACCONTROL register, but the FIFO depth in the respective Port n
> Maximum FIFO Blocks (Pn_MAX_BLKS) registers remains set to the minimum size
> reset value. When receive flow control is enabled on a port, the port's
> associated FIFO block allocation must be adjusted. The port RX allocation
> must increase to accommodate the flow control runout. The TRM recommends
> numbers of 5 or 6.
>
> Hence, apply required Port FIFO configuration to
> Pn_MAX_BLKS.Pn_TX_MAX_BLKS=0xF and Pn_MAX_BLKS.Pn_RX_MAX_BLKS=0x5 during
> interface initialization.
>
> Cc: Schuyler Patton <spatton@...com>
> Signed-off-by: Grygorii Strashko <grygorii.strashko@...com>
Applied.
Powered by blists - more mailing lists