[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <87a86lgagf.fsf@eliezer.anholt.net>
Date: Tue, 09 May 2017 11:18:56 -0700
From: Eric Anholt <eric@...olt.net>
To: Linus Walleij <linus.walleij@...aro.org>
Cc: "open list\:DRM PANEL DRIVERS" <dri-devel@...ts.freedesktop.org>,
Russell King <linux@...linux.org.uk>,
Michael Turquette <mturquette@...libre.com>,
Stephen Boyd <sboyd@...eaurora.org>,
linux-clk <linux-clk@...r.kernel.org>,
"linux-kernel\@vger.kernel.org" <linux-kernel@...r.kernel.org>
Subject: Re: [PATCH v2] drm/pl111: Register the clock divider and use it.
Linus Walleij <linus.walleij@...aro.org> writes:
> On Mon, May 8, 2017 at 9:33 PM, Eric Anholt <eric@...olt.net> wrote:
>
>> This is required for the panel to work on bcm911360, where CLCDCLK is
>> the fixed 200Mhz AXI41 clock. The rate set is still passed up to the
>> CLCDCLK, for platforms that have a settable rate on that one.
>>
>> v2: Set SET_RATE_PARENT (caught by Linus Walleij), depend on
>> COMMON_CLK.
>>
>> Signed-off-by: Eric Anholt <eric@...olt.net>
>
> Reviewed-by: Linus Walleij <linus.walleij@...aro.org>
Thanks. Waiting on an ack from clock folks, then we'll be ready to go,
I think.
Download attachment "signature.asc" of type "application/pgp-signature" (833 bytes)
Powered by blists - more mailing lists