lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <20170517173332.hzw7xh74hxzmbphs@flea.home>
Date:   Wed, 17 May 2017 19:33:32 +0200
From:   Maxime Ripard <maxime.ripard@...e-electrons.com>
To:     Icenowy Zheng <icenowy@...c.io>
Cc:     Rob Herring <robh+dt@...nel.org>, Chen-Yu Tsai <wens@...e.org>,
        devicetree@...r.kernel.org, linux-arm-kernel@...ts.infradead.org,
        linux-kernel@...r.kernel.org
Subject: Re: [PATCH] ARM: sun8i: v3s: enable SPI

On Wed, May 17, 2017 at 09:52:57PM +0800, Icenowy Zheng wrote:
> Allwinner V3s SoC has a SPI controller, muxed with the MMC2 controller
> at PC bank. The controller itself is identical to the one in H3 SoC.
> 
> Add device tree node and the only pinmux node for it.
> 
> Tested with a Winbond W25Q128FV SPI NOR soldered on the Lichee Pi
> early sample.
> 
> Signed-off-by: Icenowy Zheng <icenowy@...c.io>

Applied, thanks!
Maxime

-- 
Maxime Ripard, Free Electrons
Embedded Linux and Kernel engineering
http://free-electrons.com

Download attachment "signature.asc" of type "application/pgp-signature" (802 bytes)

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ