linux-kernel - [PATCH v8 5/9] drivers: perf: hisi: Update Kconfig for Hisilicon PMU support

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [day] [month] [year] [list]

Message-ID: <1495457309-236380-1-git-send-email-zhangshaokun@hisilicon.com>
Date:   Mon, 22 May 2017 20:48:29 +0800
From:   Shaokun Zhang <zhangshaokun@...ilicon.com>
To:     <mark.rutland@....com>, <will.deacon@....com>
CC:     <linux-kernel@...r.kernel.org>,
        <linux-arm-kernel@...ts.infradead.org>, <anurup.m@...wei.com>,
        <zhangshaokun@...ilicon.com>, <tanxiaojun@...wei.com>,
        <xuwei5@...ilicon.com>, <sanil.kumar@...ilicon.com>,
        <john.garry@...wei.com>, <gabriele.paoloni@...wei.com>,
        <shiju.jose@...wei.com>, <huangdaode@...ilicon.com>,
        <linuxarm@...wei.com>, <dikshit.n@...wei.com>,
        <shyju.pv@...wei.com>, <anurupvasu@...il.com>
Subject: [PATCH v8 5/9] drivers: perf: hisi: Update Kconfig for Hisilicon PMU support

From: Anurup M <anurup.m@...wei.com>

Update Kconfig for HiP05/06/07 PMU support.

Signed-off-by: Anurup M <anurup.m@...wei.com>
Signed-off-by: Shaokun Zhang <zhangshaokun@...ilicon.com>
Signed-off-by: John Garry <john.garry@...wei.com>
---
 drivers/perf/Kconfig | 8 ++++++++
 1 file changed, 8 insertions(+)

diff --git a/drivers/perf/Kconfig b/drivers/perf/Kconfig
index aa587ed..4bc1f09 100644
--- a/drivers/perf/Kconfig
+++ b/drivers/perf/Kconfig
@@ -16,6 +16,14 @@ config ARM_PMU_ACPI
 	depends on ARM_PMU && ACPI
 	def_bool y
 
+config HISI_PMU
+	bool "HiSilicon SoC PMU"
+	depends on PERF_EVENTS && ARM64
+	help
+	  Enable hardware event counter support for hardware event counters
+	  in Hisilicon HiP05/06/07 SoC. The hardware modules like L3 Cache
+	  and MN have hardware events and counters.
+
 config QCOM_L2_PMU
 	bool "Qualcomm Technologies L2-cache PMU"
 	depends on ARCH_QCOM && ARM64 && PERF_EVENTS && ACPI
-- 
1.9.1