[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20170530162801.282302f1@free-electrons.com>
Date: Tue, 30 May 2017 16:28:01 +0200
From: Thomas Petazzoni <thomas.petazzoni@...e-electrons.com>
To: Marc Zyngier <marc.zyngier@....com>
Cc: Thomas Gleixner <tglx@...utronix.de>,
Jason Cooper <jason@...edaemon.net>,
linux-kernel@...r.kernel.org, devicetree@...r.kernel.org,
Rob Herring <robh+dt@...nel.org>,
Ian Campbell <ijc+devicetree@...lion.org.uk>,
Pawel Moll <pawel.moll@....com>,
Mark Rutland <mark.rutland@....com>,
Kumar Gala <galak@...eaurora.org>,
Andrew Lunn <andrew@...n.ch>,
Sebastian Hesselbarth <sebastian.hesselbarth@...il.com>,
Gregory Clement <gregory.clement@...e-electrons.com>,
linux-arm-kernel@...ts.infradead.org,
Nadav Haklai <nadavh@...vell.com>,
Hanna Hawa <hannah@...vell.com>,
Yehuda Yitschak <yehuday@...vell.com>,
Antoine Tenart <antoine.tenart@...e-electrons.com>
Subject: Re: [PATCH 6/6] arm64: dts: marvell: enable GICP and ICU on Armada
7K/8K
Hello,
On Tue, 30 May 2017 15:02:34 +0100, Marc Zyngier wrote:
> > @@ -221,13 +229,13 @@
> > cps_crypto: crypto@...000 {
> > compatible = "inside-secure,safexcel-eip197";
> > reg = <0x800000 0x200000>;
> > - interrupts = <GIC_SPI 34 (IRQ_TYPE_EDGE_RISING
> > + interrupts = <ICU_GRP_NSR 87 (IRQ_TYPE_EDGE_RISING
> > | IRQ_TYPE_LEVEL_HIGH)>,
>
> I've already mentioned this in a separate thread to Antoine, but it'd be
> good to fix this non-sensical configuration.
Antoine has already submitted a patch, and it has been merged by
Grégory already [1]. I simply didn't base my patches on top of the
latest patch from Antoine, but Grégory will handle the merge conflict
when applying the DT changes.
Thanks!
Thomas
[1] http://git.infradead.org/linux-mvebu.git/commitdiff/44f73dc42c11398d7b84e94365a485ebd6420798
--
Thomas Petazzoni, CTO, Free Electrons
Embedded Linux and Kernel engineering
http://free-electrons.com
Powered by blists - more mailing lists