[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-Id: <a746c0702d6ba922048cfe0902250895402a0a90.1496206507.git.sathyanarayanan.kuppuswamy@linux.intel.com>
Date: Tue, 30 May 2017 22:19:57 -0700
From: sathyanarayanan.kuppuswamy@...ux.intel.com
To: gnurou@...il.com, heikki.krogerus@...ux.intel.com,
gregkh@...uxfoundation.org, linus.walleij@...aro.org,
edubezval@...il.com, dvhart@...radead.org, rui.zhang@...el.com,
lee.jones@...aro.org, andy@...radead.org
Cc: linux-gpio@...r.kernel.org, linux-pm@...r.kernel.org,
linux-kernel@...r.kernel.org, linux-usb@...r.kernel.org,
platform-driver-x86@...r.kernel.org, sathyaosid@...il.com,
Kuppuswamy Sathyanarayanan
<sathyanarayanan.kuppuswamy@...ux.intel.com>
Subject: [PATCH v4 8/9] platform: x86: intel_bxtwc_tmu: remove first level irq unmask
From: Kuppuswamy Sathyanarayanan <sathyanarayanan.kuppuswamy@...ux.intel.com>
Currently in WCOVE PMIC mfd driver, all second level irq chips
are chained to the respective first level irqs. So there is no
need for explicitly unmasking the first level irq in this
driver. This patches removes this level 1 irq unmask support.
Signed-off-by: Kuppuswamy Sathyanarayanan <sathyanarayanan.kuppuswamy@...ux.intel.com>
Reviewed-by: Darren Hart (VMware) <dvhart@...radead.org>
Reviewed-by: Andy Shevchenko <andy.shevchenko@...il.com>
---
drivers/platform/x86/intel_bxtwc_tmu.c | 4 ----
1 file changed, 4 deletions(-)
Changes since v1:
* None
Changes since v2:
* Rebased on top of latest release.
Changes since v3:
* None
diff --git a/drivers/platform/x86/intel_bxtwc_tmu.c b/drivers/platform/x86/intel_bxtwc_tmu.c
index e202abd..ea865d4 100644
--- a/drivers/platform/x86/intel_bxtwc_tmu.c
+++ b/drivers/platform/x86/intel_bxtwc_tmu.c
@@ -92,10 +92,6 @@ static int bxt_wcove_tmu_probe(struct platform_device *pdev)
}
wctmu->irq = virq;
- /* Enable TMU interrupts */
- regmap_update_bits(wctmu->regmap, BXTWC_MIRQLVL1,
- BXTWC_MIRQLVL1_MTMU, 0);
-
/* Unmask TMU second level Wake & System alarm */
regmap_update_bits(wctmu->regmap, BXTWC_MTMUIRQ_REG,
BXTWC_TMU_ALRM_MASK, 0);
--
2.7.4
Powered by blists - more mailing lists