linux-kernel - [PATCH 0/3] pinctrl: Add support for Intel Cannon Lake PCH

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [thread-next>] [day] [month] [year] [list]

Date:   Mon,  5 Jun 2017 15:56:47 +0300
From:   Mika Westerberg <mika.westerberg@...ux.intel.com>
To:     Linus Walleij <linus.walleij@...aro.org>
Cc:     Heikki Krogerus <heikki.krogerus@...ux.intel.com>,
        linux-gpio@...r.kernel.org, linux-kernel@...r.kernel.org,
        Mika Westerberg <mika.westerberg@...ux.intel.com>
Subject: [PATCH 0/3] pinctrl: Add support for Intel Cannon Lake PCH

Hi,

This series adds support for the pinctrl and GPIO hardware found on the
next generation Intel Cannon Lake CPUs. We also update the Intel core
pinctrl driver with a concept of hardware pad groups that are needed by the
new driver and make it possible to specify mode per pin instead of the
whole group.

Mika Westerberg (3):
  pinctrl: intel: Add support for variable size pad groups
  pinctrl: intel: Make it possible to specify mode per pin in a group
  pinctrl: intel: Add Intel Cannon Lake PCH pin controller support

 drivers/pinctrl/intel/Kconfig                |   8 +
 drivers/pinctrl/intel/Makefile               |   1 +
 drivers/pinctrl/intel/pinctrl-cannonlake.c   | 442 +++++++++++++++++++++++++++
 drivers/pinctrl/intel/pinctrl-intel.c        | 195 ++++++++----
 drivers/pinctrl/intel/pinctrl-intel.h        |  64 +++-
 drivers/pinctrl/intel/pinctrl-sunrisepoint.c |   1 +
 6 files changed, 647 insertions(+), 64 deletions(-)
 create mode 100644 drivers/pinctrl/intel/pinctrl-cannonlake.c

-- 
2.11.0