[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <956085c409415e76adcf4b429d8dc0b5@agner.ch>
Date: Thu, 08 Jun 2017 15:23:05 -0700
From: Stefan Agner <stefan@...er.ch>
To: Han Xu <han.xu@....com>
Cc: shawnguo@...nel.org, kernel@...gutronix.de, sboyd@...eaurora.org,
"A.S. Dong" <aisheng.dong@....com>, dwmw2@...radead.org,
computersforpeace@...il.com, boris.brezillon@...e-electrons.com,
marek.vasut@...il.com, richard@....at, robh+dt@...nel.org,
mark.rutland@....com, fabio.estevam@...escale.com,
"LW@...O-electronics.de" <LW@...o-electronics.de>,
linux-mtd@...ts.infradead.org, devicetree@...r.kernel.org,
linux-arm-kernel@...ts.infradead.org, linux-clk@...r.kernel.org,
linux-kernel@...r.kernel.org
Subject: Re: [PATCH v5 2/3] ARM: dts: imx7: add GPMI NAND and APBH DMA
On 2017-06-07 08:33, Han Xu wrote:
> On 06/06/2017 01:30 AM, Stefan Agner wrote:
>> Add i.MX 7 APBH DMA and GPMI NAND modules.
>>
>> Signed-off-by: Stefan Agner <stefan@...er.ch>
>> ---
>> arch/arm/boot/dts/imx7s.dtsi | 32 ++++++++++++++++++++++++++++++++
>> 1 file changed, 32 insertions(+)
>>
>> diff --git a/arch/arm/boot/dts/imx7s.dtsi b/arch/arm/boot/dts/imx7s.dtsi
>> index c4f12fd..d71acd8 100644
>> --- a/arch/arm/boot/dts/imx7s.dtsi
>> +++ b/arch/arm/boot/dts/imx7s.dtsi
>> @@ -995,5 +995,37 @@
>> status = "disabled";
>> };
>> };
>> +
>> + dma_apbh: dma-apbh@...00000 {
>> + compatible = "fsl,imx7d-dma-apbh", "fsl,imx28-dma-apbh";
>> + reg = <0x33000000 0x2000>;
>> + interrupts = <GIC_SPI 12 IRQ_TYPE_LEVEL_HIGH>,
>> + <GIC_SPI 12 IRQ_TYPE_LEVEL_HIGH>,
>> + <GIC_SPI 12 IRQ_TYPE_LEVEL_HIGH>,
>> + <GIC_SPI 12 IRQ_TYPE_LEVEL_HIGH>;
>> + interrupt-names = "gpmi0", "gpmi1", "gpmi2", "gpmi3";
>> + #dma-cells = <1>;
>> + dma-channels = <4>;
>> + clocks = <&clks IMX7D_NAND_USDHC_BUS_RAWNAND_CLK>;
>> + clock-names = "dma_apbh_bch", "dma_apbh_io";
>
> please remove the clock names, I am good with all other changes.
Oh missed that, will do and send v6.
--
Stefan
>> + };
>> +
>> + gpmi: gpmi-nand@...02000{
>> + compatible = "fsl,imx7d-gpmi-nand";
>> + #address-cells = <1>;
>> + #size-cells = <1>;
>> + reg = <0x33002000 0x2000>, <0x33004000 0x4000>;
>> + reg-names = "gpmi-nand", "bch";
>> + interrupts = <GIC_SPI 14 IRQ_TYPE_LEVEL_HIGH>;
>> + interrupt-names = "bch";
>> + clocks = <&clks IMX7D_NAND_RAWNAND_CLK>,
>> + <&clks IMX7D_NAND_USDHC_BUS_RAWNAND_CLK>;
>> + clock-names = "gpmi_io", "gpmi_bch_apb";
>> + dmas = <&dma_apbh 0>;
>> + dma-names = "rx-tx";
>> + status = "disabled";
>> + assigned-clocks = <&clks IMX7D_NAND_ROOT_SRC>;
>> + assigned-clock-parents = <&clks IMX7D_PLL_ENET_MAIN_500M_CLK>;
>> + };
>> };
>> };
Powered by blists - more mailing lists