[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <AM3PR04MB306B649ADC54EF1C6A7191D80DA0@AM3PR04MB306.eurprd04.prod.outlook.com>
Date: Wed, 21 Jun 2017 13:01:23 +0000
From: "A.s. Dong" <aisheng.dong@....com>
To: "A.s. Dong" <aisheng.dong@....com>,
"linux-serial@...r.kernel.org" <linux-serial@...r.kernel.org>
CC: "linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>,
"linux-arm-kernel@...ts.infradead.org"
<linux-arm-kernel@...ts.infradead.org>,
"gregkh@...uxfoundation.org" <gregkh@...uxfoundation.org>,
"jslaby@...e.com" <jslaby@...e.com>,
Andy Duan <fugang.duan@....com>,
"stefan@...er.ch" <stefan@...er.ch>,
Mingkai Hu <mingkai.hu@....com>, "Y.b. Lu" <yangbo.lu@....com>,
"nikita.yoush@...entembedded.com" <nikita.yoush@...entembedded.com>,
"andy.shevchenko@...il.com" <andy.shevchenko@...il.com>,
"dongas86@...il.com" <dongas86@...il.com>
Subject: RE: [PATCH V4 0/7] tty: serial: lpuart: add imx7ulp support
Ping...
> -----Original Message-----
> From: Dong Aisheng [mailto:aisheng.dong@....com]
> Sent: Tuesday, June 13, 2017 10:56 AM
> To: linux-serial@...r.kernel.org
> Cc: linux-kernel@...r.kernel.org; linux-arm-kernel@...ts.infradead.org;
> gregkh@...uxfoundation.org; jslaby@...e.com; Andy Duan; stefan@...er.ch;
> Mingkai Hu; Y.b. Lu; nikita.yoush@...entembedded.com;
> andy.shevchenko@...il.com; dongas86@...il.com; A.s. Dong
> Subject: [PATCH V4 0/7] tty: serial: lpuart: add imx7ulp support
>
> The lpuart in imx7ulp is basically the same as ls1021a. It's also
> 32 bit width register, but unlike ls1021a, it's little endian.
> Besides that, imx7ulp lpuart has a minor different register layout from
> ls1021a that it has four extra registers (verid, param, global,
> pincfg) located at the beginning of register map, which are currently not
> used by the driver and less to be used later.
>
> Furthermore, this patch serial also add a new more accurate baud rate
> calculation method as MX7ULP can't divide a suitable baud rate with the
> default setting.
>
> Currently the new baud rate calculation is only enabled on MX7ULP.
> However, i guess the Layerscape may also be able to use it as there seems
> to be no difference in baud rate setting register after checking the
> Layerscape Reference Manual.
>
> As i don't have Layerscape boards, i can't test it, so i only enable it
> for MX7ULP by default to avoid a potential break.
>
> I copied LayerScape guys in this series and hope they can help test later.
> If it works on Layerscape as well, then they can switch to the new setting
> too and totally remove the old stuff.
>
> ChangeLog:
> v3->v4:
> * Minor changes.
> 1) Remove one duplicated blank line
> 2) Removed on unneeded semicolon in switch catched by 0day Robot
> v2->v3:
> * Remove global lpuart_is_be.
> Instead use struct uart_port's iotype member.
> lpuart32_read/write API prototype is also updated to use the iotype to
> distingush the endians. And most importantly, this way also works with
> earlycon.
>
> v1->v2:
> * Patch 2/4/5 chagned, other no changes.
> See individuals for details.
>
> Dong Aisheng (7):
> tty: serial: lpuart: introduce lpuart_soc_data to represent SoC
> property
> tty: serial: lpuart: refactor lpuart32_{read|write} prototype
> tty: serial: lpuart: add little endian 32 bit register support
> dt-bindings: serial: fsl-lpuart: add i.MX7ULP support
> tty: serial: lpuart: add imx7ulp support
> tty: serial: lpuart: add earlycon support for imx7ulp
> tty: serial: lpuart: add a more accurate baud rate calculation method
>
> .../devicetree/bindings/serial/fsl-lpuart.txt | 2 +
> drivers/tty/serial/fsl_lpuart.c | 286 ++++++++++++++--
> -----
> 2 files changed, 201 insertions(+), 87 deletions(-)
>
> --
> 2.7.4
Powered by blists - more mailing lists