[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <20170622130157.GU19154@localhost>
Date: Thu, 22 Jun 2017 18:31:57 +0530
From: Vinod Koul <vinod.koul@...el.com>
To: Thomas Breitung <thomas.breitung@...-labs.de>
Cc: linux-kernel@...r.kernel.org, dmaengine@...r.kernel.org,
linuxppc-dev@...ts.ozlabs.org, Li Yang <leoli@...escale.com>,
Zhang Wei <zw@...kernel.org>,
Dan Williams <dan.j.williams@...el.com>,
Wolfgang Ocker <weo@...coware.de>
Subject: Re: [PATCH] dmaengine: fsldma: set BWC, DAHTS and SAHTS values
correctly
On Mon, Jun 19, 2017 at 04:40:04PM +0200, Thomas Breitung wrote:
> The bits of BWC, DAHTS and SAHTS in the DMA mode register must be cleared
> before a new value can be or-ed in.
Applied, thanks
--
~Vinod
Powered by blists - more mailing lists