[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <alpine.LNX.2.00.1706272253470.25239@nippy.intranet>
Date: Tue, 27 Jun 2017 22:54:14 +1000 (AEST)
From: Finn Thain <fthain@...egraphics.com.au>
To: Michael Schmitz <schmitzmic@...il.com>
cc: Ondrej Zary <linux@...nbow-software.org>,
"James E.J. Bottomley" <jejb@...ux.vnet.ibm.com>,
"Martin K. Petersen" <martin.petersen@...cle.com>,
linux-scsi@...r.kernel.org, linux-kernel@...r.kernel.org
Subject: Re: [PATCH v3 0/4] g_NCR5380: PDMA fixes and cleanup
On Tue, 27 Jun 2017, Michael Schmitz wrote:
> Ondrej,
>
> could this be a partial write (target did not transfer the last byte)?
>
We do wait for TCR_LAST_BYTE_SENT, but only when there is no residual.
Perhaps we should wait for TCR_LAST_BYTE_SENT whenever the 53c400 asserts
/EOP. That is, whenever BASR_END_DMA_TRANSFER is set.
--
> One would suppose the chip posts a phase mismatch in that case ...
>
> Cheers,
>
> Michael
>
Powered by blists - more mailing lists