lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <d41eb84e-d77a-b8d9-d239-9f029b4cf24a@arm.com>
Date:   Fri, 30 Jun 2017 14:09:32 +0100
From:   Marc Zyngier <marc.zyngier@....com>
To:     Stafford Horne <shorne@...il.com>,
        "Pedro H. Penna" <pedrohenriquepenna@...il.com>
Cc:     tglx@...utronix.de, jason@...edaemon.net,
        stefan.kristiansson@...nalahti.fi, jonas@...thpole.se,
        LKML <linux-kernel@...r.kernel.org>,
        Openrisc <openrisc@...ts.librecores.org>
Subject: Re: [PATCH] irqchip: or1k-pic: Fix interrupt system.

On 30/06/17 14:04, Stafford Horne wrote:
> +CC Kernel List
> 
> On Fri, Jun 30, 2017 at 08:33:56AM -0300, Pedro H. Penna wrote:
>> Usually, hardware implicitly acknowledges interruts when
>> reading them. However, if this is not the case, the IRQ
>> gets fired over and over again in the current implementation.
>>
>> This patch uses the right mask acknowledge function to handle the
>> aforementioned situation on or1k processors that interact with
>> such kind of hardware.
>>
>> Signed-off-by: Pedro H. Penna <pedrohenriquepenna@...il.com>
> 
> Acked-by: Stafford Horne

Can you please Ack it with an email address?

> 
> I am ok to take this patch into my tree if no one objects.  But if someone
> wants to take it through the drive tree I am fine too.

I'll queue it through my tree, as I have some last minute fixes to send
to Thomas.

Thanks,

	M.
-- 
Jazz is not dead. It just smells funny...

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ