lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Date: Thu, 6 Jul 2017 16:02:05 +0200 From: Arnd Bergmann <arnd@...db.de> To: Tomasz Figa <tfiga@...omium.org> Cc: Christoph Hellwig <hch@....de>, "open list:IOMMU DRIVERS" <iommu@...ts.linux-foundation.org>, "linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>, Marek Szyprowski <m.szyprowski@...sung.com>, Robin Murphy <robin.murphy@....com>, Greg Kroah-Hartman <gregkh@...uxfoundation.org>, Joerg Roedel <joro@...tes.org>, Will Deacon <will.deacon@....com>, Vineet Gupta <vgupta@...opsys.com>, Hans-Christian Noren Egtvedt <egtvedt@...fundet.no>, Mitchel Humpherys <mitchelh@...eaurora.org>, Krzysztof Kozlowski <krzk@...nel.org>, Hans Verkuil <hverkuil@...all.nl>, Sakari Ailus <sakari.ailus@....fi>, Pawel Osciak <posciak@...omium.org>, Laurent Pinchart <laurent.pinchart@...asonboard.com>, Linux Media Mailing List <linux-media@...r.kernel.org> Subject: Re: [RFC PATCH 1/5] base: dma-mapping: Export commonly used symbols On Thu, Jul 6, 2017 at 3:49 PM, Tomasz Figa <tfiga@...omium.org> wrote: > On Thu, Jul 6, 2017 at 10:31 PM, Tomasz Figa <tfiga@...omium.org> wrote: >> On the other hand, if it's strictly about base/dma-mapping, we might >> not need it indeed. The driver could call iommu-dma helpers directly, >> without the need to provide its own DMA ops. One caveat, though, we >> are not able to obtain coherent (i.e. uncached) memory with this >> approach, which might have some performance effects and complicates >> the code, that would now need to flush caches even for some small >> internal buffers. > > I think I should add a bit of explanation here: > 1) the device is non-coherent with CPU caches, even on x86, > 2) it looks like x86 does not have non-coherent DMA ops, (but it > might be something that could be fixed) I don't understand what this means here. The PCI on x86 is always cache-coherent, so why is the device not? Do you mean that the device has its own caches that may need flushing to make the device cache coherent with the CPU cache, rather than flushing the CPU caches? Arnd
Powered by blists - more mailing lists