| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Date: Fri, 7 Jul 2017 10:16:52 +0200
From: Alexandre Torgue <alexandre.torgue@...com>
To: Ludovic Barre <ludovic.Barre@...com>,
Thomas Gleixner <tglx@...utronix.de>,
Jason Cooper <jason@...edaemon.net>,
Marc Zyngier <marc.zyngier@....com>
CC: Maxime Coquelin <mcoquelin.stm32@...il.com>,
<linux-kernel@...r.kernel.org>,
<linux-arm-kernel@...ts.infradead.org>
Subject: Re: [PATCH 8/8] ARM: dts: stm32: add support of exti on stm32h743
pinctrl
Hi Ludovic
On 07/07/2017 09:26 AM, Ludovic Barre wrote:
> From: Ludovic Barre <ludovic.barre@...com>
>
> Signed-off-by: Ludovic Barre <ludovic.barre@...com>
> ---
Can you fill commit message please
> arch/arm/boot/dts/stm32h743-pinctrl.dtsi | 24 ++++++++++++++++++++++++
> 1 file changed, 24 insertions(+)
>
> diff --git a/arch/arm/boot/dts/stm32h743-pinctrl.dtsi b/arch/arm/boot/dts/stm32h743-pinctrl.dtsi
> index fcc1e06..8854d26 100644
> --- a/arch/arm/boot/dts/stm32h743-pinctrl.dtsi
> +++ b/arch/arm/boot/dts/stm32h743-pinctrl.dtsi
> @@ -49,6 +49,8 @@
> #size-cells = <1>;
> compatible = "st,stm32h743-pinctrl";
> ranges = <0 0x58020000 0x3000>;
> + interrupt-parent = <&exti>;
> + st,syscfg = <&syscfg 0x8>;
> pins-are-numbered;
>
> gpioa: gpio@...20000 {
> @@ -57,6 +59,8 @@
> reg = <0x0 0x400>;
> clocks = <&timer_clk>;
> st,bank-name = "GPIOA";
> + interrupt-controller;
> + #interrupt-cells = <2>;
> };
>
> gpiob: gpio@...20400 {
> @@ -65,6 +69,8 @@
> reg = <0x400 0x400>;
> clocks = <&timer_clk>;
> st,bank-name = "GPIOB";
> + interrupt-controller;
> + #interrupt-cells = <2>;
> };
>
> gpioc: gpio@...20800 {
> @@ -73,6 +79,8 @@
> reg = <0x800 0x400>;
> clocks = <&timer_clk>;
> st,bank-name = "GPIOC";
> + interrupt-controller;
> + #interrupt-cells = <2>;
> };
>
> gpiod: gpio@...20c00 {
> @@ -81,6 +89,8 @@
> reg = <0xc00 0x400>;
> clocks = <&timer_clk>;
> st,bank-name = "GPIOD";
> + interrupt-controller;
> + #interrupt-cells = <2>;
> };
>
> gpioe: gpio@...21000 {
> @@ -89,6 +99,8 @@
> reg = <0x1000 0x400>;
> clocks = <&timer_clk>;
> st,bank-name = "GPIOE";
> + interrupt-controller;
> + #interrupt-cells = <2>;
> };
>
> gpiof: gpio@...21400 {
> @@ -97,6 +109,8 @@
> reg = <0x1400 0x400>;
> clocks = <&timer_clk>;
> st,bank-name = "GPIOF";
> + interrupt-controller;
> + #interrupt-cells = <2>;
> };
>
> gpiog: gpio@...21800 {
> @@ -105,6 +119,8 @@
> reg = <0x1800 0x400>;
> clocks = <&timer_clk>;
> st,bank-name = "GPIOG";
> + interrupt-controller;
> + #interrupt-cells = <2>;
> };
>
> gpioh: gpio@...21c00 {
> @@ -113,6 +129,8 @@
> reg = <0x1c00 0x400>;
> clocks = <&timer_clk>;
> st,bank-name = "GPIOH";
> + interrupt-controller;
> + #interrupt-cells = <2>;
> };
>
> gpioi: gpio@...22000 {
> @@ -121,6 +139,8 @@
> reg = <0x2000 0x400>;
> clocks = <&timer_clk>;
> st,bank-name = "GPIOI";
> + interrupt-controller;
> + #interrupt-cells = <2>;
> };
>
> gpioj: gpio@...22400 {
> @@ -129,6 +149,8 @@
> reg = <0x2400 0x400>;
> clocks = <&timer_clk>;
> st,bank-name = "GPIOJ";
> + interrupt-controller;
> + #interrupt-cells = <2>;
> };
>
> gpiok: gpio@...22800 {
> @@ -137,6 +159,8 @@
> reg = <0x2800 0x400>;
> clocks = <&timer_clk>;
> st,bank-name = "GPIOK";
> + interrupt-controller;
> + #interrupt-cells = <2>;
> };
>
> usart1_pins: usart1@0 {
>
Powered by blists - more mailing lists