[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20170713191221.GA22375@plaes.org>
Date: Thu, 13 Jul 2017 19:12:21 +0000
From: Priit Laes <plaes@...es.org>
To: Jonathan Liu <net147@...il.com>
Cc: Michael Turquette <mturquette@...libre.com>,
Stephen Boyd <sboyd@...eaurora.org>,
Rob Herring <robh+dt@...nel.org>,
Mark Rutland <mark.rutland@....com>,
Maxime Ripard <maxime.ripard@...e-electrons.com>,
Chen-Yu Tsai <wens@...e.org>,
Russell King <linux@...linux.org.uk>,
Philipp Zabel <p.zabel@...gutronix.de>,
linux-clk@...r.kernel.org, devicetree <devicetree@...r.kernel.org>,
linux-arm-kernel <linux-arm-kernel@...ts.infradead.org>,
linux-kernel <linux-kernel@...r.kernel.org>,
linux-sunxi <linux-sunxi@...glegroups.com>
Subject: Re: [PATCH v5 2/6] clk: sunxi-ng: Add sun4i/sun7i CCU driver
On Sun, Jul 09, 2017 at 10:25:23PM +1000, Jonathan Liu wrote:
> Hi Priit,
>
> On 5 July 2017 at 06:04, Priit Laes <plaes@...es.org> wrote:
> > Introduce a clock controller driver for sun4i A10 and sun7i A20
> > series SoCs.
> >
> > Signed-off-by: Priit Laes <plaes@...es.org>
> > ---
> > drivers/clk/sunxi-ng/Kconfig | 14 +-
> > drivers/clk/sunxi-ng/Makefile | 1 +-
> > drivers/clk/sunxi-ng/ccu-sun4i-a10.c | 1448 ++++++++++++++++++++++-
> > drivers/clk/sunxi-ng/ccu-sun4i-a10.h | 61 +-
> > include/dt-bindings/clock/sun4i-a10-ccu.h | 200 +++-
> > include/dt-bindings/clock/sun7i-a20-ccu.h | 53 +-
> > include/dt-bindings/reset/sun4i-a10-ccu.h | 67 +-
> > 7 files changed, 1844 insertions(+)
> > create mode 100644 drivers/clk/sunxi-ng/ccu-sun4i-a10.c
> > create mode 100644 drivers/clk/sunxi-ng/ccu-sun4i-a10.h
> > create mode 100644 include/dt-bindings/clock/sun4i-a10-ccu.h
> > create mode 100644 include/dt-bindings/clock/sun7i-a20-ccu.h
> > create mode 100644 include/dt-bindings/reset/sun4i-a10-ccu.h
> >
> [snip]
> > diff --git a/drivers/clk/sunxi-ng/ccu-sun4i-a10.c b/drivers/clk/sunxi-ng/ccu-sun4i-a10.c
> > new file mode 100644
> > index 0000000..49052b7
> > --- /dev/null
> > +++ b/drivers/clk/sunxi-ng/ccu-sun4i-a10.c
> [snip]
>
> > +static const char *const hdmi_parents[] = { "pll-video0", "pll-video0-2x",
> > + "pll-video1", "pll-video1-2x" };
> > +static SUNXI_CCU_M_WITH_MUX_GATE(hdmi_clk, "hdmi", hdmi_parents,
> > + 0x150, 0, 4, 24, 2, BIT(31), 0);
>
> hdmi_parents is in the wrong order. The correct order is "pll-video0",
> "pll-video1", "pll-video0-2x", "pll-video1-2x".
Ugh.. I'm really sorry.
Päikest,
Priit
Powered by blists - more mailing lists