[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-Id: <cover.1500631040.git.ego@linux.vnet.ibm.com>
Date: Fri, 21 Jul 2017 16:11:36 +0530
From: "Gautham R. Shenoy" <ego@...ux.vnet.ibm.com>
To: Michael Ellerman <mpe@...erman.id.au>,
Michael Neuling <mikey@...ling.org>,
Nicholas Piggin <npiggin@...il.com>,
Vaidyanathan Srinivasan <svaidy@...ux.vnet.ibm.com>,
Shilpasri G Bhat <shilpa.bhat@...ux.vnet.ibm.com>,
Akshay Adiga <akshay.adiga@...ux.vnet.ibm.com>
Cc: linuxppc-dev@...ts.ozlabs.org, linux-kernel@...r.kernel.org,
"Gautham R. Shenoy" <ego@...ux.vnet.ibm.com>
Subject: [v3 PATCH 0/2] powerpc: powernv: Enable stop4 via cpuidle
From: "Gautham R. Shenoy" <ego@...ux.vnet.ibm.com>
Hi,
This is the third iteration of the patchset to enable exploitation of
stop4 idle state on POWER9 via cpuidle.
The earlier version can be found here :
[v2]: https://lkml.org/lkml/2017/7/19/152
[v1]: https://lkml.org/lkml/2017/7/18/691
The changes across the versions are as follows:
v2-->v3:
- Use a structure instead of an array for the stop sprs save area.
- Name the offsets into the paca->stop_sprs as STOP_XXX instead of PACA_XXX.
- Add comments in the assembly code explaining why saving/restoring
is not needed on POWER8.
- Program the LPCR during platform idle entry/exit on both POWER8 and POWER9
as suggested by Nicholas Piggin.
v1 --> v2:
- Move the LPCR manipulations for CPU-Hotplug into
arch/powerpc/platforms/powernv/idle.c as per Nicholas Piggin's
suggestion.
====================== Description ===========================
The stop4 idle state on POWER9 is a deep idle state which loses
hypervisor resources, but whose latency is low enough that it can be
exposed via cpuidle.
Until now, the deep idle states which lose hypervisor resources (eg:
winkle) were only exposed via CPU-Hotplug. Hence currently on wakeup
from such states, barring a few SPRs which need to be restored to
their older value, rest of the SPRS are reinitialized to their values
corresponding to that at boot time. When stop4 is used in the context
of cpuidle, we want these additional SPRs to be restored to their
older value, to ensure that the context on the CPU coming back from
idle is same as it was before going idle.
Additionally, the CPU which is in stop4 while idling can be woken up
by the decrementer interrupts. So we need to ensure that the LPCR is
programmed with PECE1 bit cleared via the stop-api only for the
CPU-Hotplug case and not for cpuidle.
The two patches in the series address this problem.
Gautham R. Shenoy (2):
powernv/powerpc:Save/Restore additional SPRs for stop4 cpuidle
powernv/powerpc: Clear PECE1 in LPCR via stop-api only on Hotplug
arch/powerpc/include/asm/cpuidle.h | 11 ++++++
arch/powerpc/include/asm/paca.h | 7 ++++
arch/powerpc/kernel/asm-offsets.c | 8 +++++
arch/powerpc/kernel/idle_book3s.S | 65 +++++++++++++++++++++++++++++++++--
arch/powerpc/platforms/powernv/idle.c | 34 +++++++++++++++++-
arch/powerpc/platforms/powernv/smp.c | 10 ------
6 files changed, 122 insertions(+), 13 deletions(-)
--
1.9.4
Powered by blists - more mailing lists