[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-ID: <1500867555-36277-1-git-send-email-qiang.zhao@nxp.com>
Date: Mon, 24 Jul 2017 11:39:15 +0800
From: Zhao Qiang <qiang.zhao@....com>
To: <oss@...error.net>
CC: <valentin.longchamp@...mile.com>, <linuxppc-dev@...ts.ozlabs.org>,
<linux-kernel@...r.kernel.org>, Zhao Qiang <qiang.zhao@....com>
Subject: [PATCH v2] qe: fix compile issue for arm64
Signed-off-by: Zhao Qiang <qiang.zhao@....com>
---
Changes for v2:
- include all Errata QE_General4 in #ifdef
drivers/soc/fsl/qe/qe.c | 2 ++
1 file changed, 2 insertions(+)
diff --git a/drivers/soc/fsl/qe/qe.c b/drivers/soc/fsl/qe/qe.c
index 2ef6fc6..4ac9ce8 100644
--- a/drivers/soc/fsl/qe/qe.c
+++ b/drivers/soc/fsl/qe/qe.c
@@ -229,9 +229,11 @@ int qe_setbrg(enum qe_clock brg, unsigned int rate, unsigned int multiplier)
/* Errata QE_General4, which affects some MPC832x and MPC836x SOCs, says
that the BRG divisor must be even if you're not using divide-by-16
mode. */
+#ifdef CONFIG_PPC
if (pvr_version_is(PVR_VER_836x) || pvr_version_is(PVR_VER_832x))
if (!div16 && (divisor & 1) && (divisor > 3))
divisor++;
+#endif
tempval = ((divisor - 1) << QE_BRGC_DIVISOR_SHIFT) |
QE_BRGC_ENABLE | div16;
--
2.1.0.27.g96db324
Powered by blists - more mailing lists