lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Date: Thu, 17 Aug 2017 11:33:05 +0200 From: Amelie Delaunay <amelie.delaunay@...com> To: Greg Kroah-Hartman <gregkh@...uxfoundation.org>, Rob Herring <robh+dt@...nel.org>, Mark Rutland <mark.rutland@....com>, Russell King <linux@...linux.org.uk>, Maxime Coquelin <mcoquelin.stm32@...il.com>, Alexandre Torgue <alexandre.torgue@...com>, John Youn <johnyoun@...opsys.com> CC: <linux-usb@...r.kernel.org>, <devicetree@...r.kernel.org>, <linux-kernel@...r.kernel.org>, <linux-arm-kernel@...ts.infradead.org>, Benjamin Gaignard <benjamin.gaignard@...com> Subject: [PATCH 6/7] ARM: dts: stm32: Add USB FS support for STM32F746 MCU This patch adds the USB pins and nodes for USB FS core on STM32F746 SoC. Signed-off-by: Amelie Delaunay <amelie.delaunay@...com> --- arch/arm/boot/dts/stm32f746.dtsi | 31 +++++++++++++++++++++++++++++++ 1 file changed, 31 insertions(+) diff --git a/arch/arm/boot/dts/stm32f746.dtsi b/arch/arm/boot/dts/stm32f746.dtsi index fcfe5a6..a9476ea 100644 --- a/arch/arm/boot/dts/stm32f746.dtsi +++ b/arch/arm/boot/dts/stm32f746.dtsi @@ -419,6 +419,28 @@ slew-rate = <2>; }; }; + + usbotg_fs_pins_a: usbotg_fs@0 { + pins { + pinmux = <STM32F746_PA10_FUNC_OTG_FS_ID>, + <STM32F746_PA11_FUNC_OTG_FS_DM>, + <STM32F746_PA12_FUNC_OTG_FS_DP>; + bias-disable; + drive-push-pull; + slew-rate = <2>; + }; + }; + + usbotg_fs_pins_b: usbotg_fs@1 { + pins { + pinmux = <STM32F746_PB12_FUNC_OTG_HS_ID>, + <STM32F746_PB14_FUNC_OTG_HS_DM>, + <STM32F746_PB15_FUNC_OTG_HS_DP>; + bias-disable; + drive-push-pull; + slew-rate = <2>; + }; + }; }; crc: crc@...23000 { @@ -480,6 +502,15 @@ clock-names = "otg"; status = "disabled"; }; + + usbotg_fs: usb@...00000 { + compatible = "st,stm32f4x9-fsotg"; + reg = <0x50000000 0x40000>; + interrupts = <67>; + clocks = <&rcc 0 STM32F7_AHB2_CLOCK(OTGFS)>; + clock-names = "otg"; + status = "disabled"; + }; }; }; -- 2.7.4
Powered by blists - more mailing lists