[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20170817133146.GD6854@ulmo>
Date: Thu, 17 Aug 2017 15:31:46 +0200
From: Thierry Reding <thierry.reding@...il.com>
To: Peter De Schrijver <pdeschrijver@...dia.com>
Cc: Prashant Gaikwad <pgaikwad@...dia.com>,
Michael Turquette <mturquette@...libre.com>,
Stephen Boyd <sboyd@...eaurora.org>,
Jonathan Hunter <jonathanh@...dia.com>,
linux-clk@...r.kernel.org, linux-tegra@...r.kernel.org,
linux-kernel@...r.kernel.org
Subject: Re: [PATCH 00/14] Fixes for Tegra clocks
On Tue, Jul 25, 2017 at 01:34:01PM +0300, Peter De Schrijver wrote:
> A number of smaller fixes and simplifications for the Tegra clock
> implementation.
>
> Alex Frid (7):
> clk: tegra: Fix T210 effective NDIV calculation
> clk: tegra: Add TEGRA_PERIPH_ON_APB flag to I2C
> clk: tegra: Re-factor T210 PLLX registration
> clk: tegra: Update T210 PLLSS (D2/DP) registration
> clk: tegra: Fix T210 PLLRE registration
> clk: tegra: Correct Tegra210 UTMIPLL poweron delay
> clk: tegra: Fix Tegra210 PLLU initialization
>
> Peter De Schrijver (7):
> clk: tegra: fix SS control on PLL enable/disable
> clk: tegra: Enable PLL_SS for Tegra210
> clk: tegra: disable SSC for PLL_D2
> clk: tegra210: remove non-existing VFIR clock
> clk: tegra: Init cfg structure in _get_pll_mnp
> clk: tegra: change post IDDQ release delay to 5us
> clk: tegra: don't warn for pll_d2 defaults unnecessarily
>
> drivers/clk/tegra/clk-pll.c | 159 ++++++++-----------------------
> drivers/clk/tegra/clk-tegra-periph.c | 3 +-
> drivers/clk/tegra/clk-tegra-super-gen4.c | 11 ++-
> drivers/clk/tegra/clk-tegra210.c | 32 ++++---
> drivers/clk/tegra/clk.h | 6 --
> 5 files changed, 67 insertions(+), 144 deletions(-)
The series:
Tested-by: Thierry Reding <treding@...dia.com>
Acked-by: Thierry Reding <treding@...dia.com>
Download attachment "signature.asc" of type "application/pgp-signature" (834 bytes)
Powered by blists - more mailing lists