linux-kernel - Re: [PATCH 03/13] openrisc: add 1 and 2 byte cmpxchg support

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Date:   Thu, 31 Aug 2017 09:46:54 +0200
From:   Peter Zijlstra <peterz@...radead.org>
To:     Stafford Horne <shorne@...il.com>
Cc:     LKML <linux-kernel@...r.kernel.org>,
        Openrisc <openrisc@...ts.librecores.org>,
        Jonas Bonn <jonas@...thpole.se>,
        Stefan Kristiansson <stefan.kristiansson@...nalahti.fi>
Subject: Re: [PATCH 03/13] openrisc: add 1 and 2 byte cmpxchg support

On Thu, Aug 31, 2017 at 06:58:34AM +0900, Stafford Horne wrote:
> OpenRISC only supports hardware instructions that perform 4 byte atomic
> operations.  For enabling qrwlocks for upcoming SMP support 1 and 2 byte
> implementations are needed.  To do this we leverage the 4 byte atomic
> operations and shift/mask the 1 and 2 byte areas as needed.
> 
> This heavily borrows ideas and routines from sh and mips, which do
> something similar.

Is there value in lifting them into something common?